

ASSERTIONS

* primarily used to validate the behaviour of a design

used case :-

Q. if signal 'start' has become high in one clock cycle. Then, it should be in high level for at least 4 clock cycles.

It should not go low before 4 clock cycle?

Ans:- By using verilog checker, lot of coding required, in SV only single line of code

→ assert property (

```
@(posedge clk) $nose(start)  
| → start[*4:$]);
```

Advantage :-

1. CODE compact when compare to Verilog
2. easily catching the bugs
3. increase Controllability & observability

disadvantage :-

1. still stimulus are required.
2. Declare carefully.

1. types of assertions

immediate Assertion

Concurrent Assertions

* evaluated current simulation time.

* multiple execution leads to glitch's

* to avoid glitch use

'Deferred Assertions'

* Sampling of assertion done

in prepared region
evaluation happens
in observed Region

* it required

property keyword

use #o or final

keyword

Syntax:-

* declare in procedural block

property <name>;

Syntax:-

< Boolean or

1 immediate Assertion

Sequence>

always begin

end property

ass: assert(a&b);

end

2. deferred immediate

always begin

ass: assert #o (b!=a)

end

2. Building Blocks of assertion.

Step 1:

Create Boolean exp

Step 2:

Create Sequence

Step 3:

Create property

Step 4:

Assert property

Step 5:

Action block

i. Boolean exp :-

1. $a \# \# \& b;$
2. @ (posedge clk) a \# \# \# b;
3. @ (posedge clk) (A || B) [*3];

ii Sequence :-

1. Combination of multiple Boolean exp
2. clock tick delay \rightarrow "# # #"
3. It can be declared in interface, clocking block, program or package.

Syntax :- sequence <name>;
Boolean exp;
end sequence.

iii. property :-

- * No. of sequence can be combined
- * property is keyword that captures the design specs.

Syntax :-

Property <name>;
<Boolean on
Sequence exp name>
endproperty.

IV. Assent keyword :-

- * to check property 'Assent' keyword used

Syntax :-

<assertion-name>: assert property
(<property name>);

V. Action Blocks:-

Syntax :-

Sequence seq1;

a##b;

endsequence

properties pprop;

@(posedge clk) seq1;

endproperty

assert property (pprop);

\$display(" Passed");

else

\$display(" Failed");

action
block

Note:- Severity levels

1. \$info :- Sample information, like \$display

2. \$warning :- it give Runtime warnings

3. \$error :- Runtime error & this is default severity of assertions

4. \$fatal :- it give runtime fatal & quit simulation.

3. System function (SVA)

1. Sequence with edge detection :-

* SVA have built in edge detection that allows the user to monitor the transition of signal value from one cycle to the next cycle.

1. \$nose();

2. \$fell();

3. \$stable();

4. \$changed();

1. \$nose :- ^(0, x or 1) anything to 1 transition

Syntax :- Sequence seq;

@(posedge clk) \$nose(a);

endsequence

2. \$fell :-

→ anything to 0 transition
^(1, x or 2)

Syntax :-

Sequence Seq();

@(posedge clk) \$fell(a);

endsequence.

3. \$stable :-

- * This returns if the value of exp did not change in the current cycle and previous cycle

* Syntax :-

```
sequence seq;  
@ (posedge clk) $stable(A);  
endsequence
```

4. \$changed :- opposite to \$stable.

Note:- some other system functions.

5. \$countones :-

- * it will return the No. of 1's in A
- * any value other than 1 is ignored.

6. \$isunknown :-

- * check whether the bit of vector with X, Z

7. \$onehot :-

- * Return 1 if, only 1-bit is high in an exp

8. \$onezero :-

- * Return 1, if all bits are zero
only one bit is high.

2. Sequence with logical relationship :-

* Sequence can be developed by using logical operations like
→ &, ||, ^

Syntax:-

```
Sequence seq;  
@ (posedge clk) A & B;  
endsequence
```

3. Sequence with expression :-

- i. a # # 1 b → A is high, after 1 clock B high
- ii. a # # n b ⇒ n, after n clocks B high.
- iii. a # # [1:3] b ⇒ A is high, after 1 to 3 clocks
B is high anywhere
- iv. a # # [1:\$] b ⇒ a is high, after 1 to ∞
clock b is high
- v. a # # 1 b [*3] ⇒ a is high, after 1 clock
B is high & B should be
const for 3 clock cycles

④ Fonbidding a property :-

sequence seq;

A ##& B;

end sequence

property prop;

not seq;

end property

} this combination
will not happen

4. Operators (SVA)

1. Implication operators :-

i. overlapping :-

* denoted by ' $I ->$ '

* same cycle implication

ii. non-overlapping :-

* denoted with " $I =>$ "

* Next cycle implication

property prop;

@(posedge CLK) A I -> B;

endproperty

property prop;

@(posedge CLK)

B I => C;

endproperty

Q2. Repetition operators:-

i. consecutive :-

By Num :- $[*n]$

By Range :- $[*min:max]$

ii. non consecutive :-

By Num :- $[=n]$

By Range :- $[=min:max]$

Note :-

1. @posedge clk) \$none(A)

$\Rightarrow \# \# 1 (b [=z]) \# \# c$

↓

C become high, anywhere
after ~~6 clock cycles~~ of B high. often
6 clock cycles to avoid it we
use go to operator

3. go-to operator :-

* denoted with " \rightarrow "

* By Num : $[\rightarrow 2]$

* By range : $[\rightarrow \text{min}:\text{max}]$

Syntax:-

property prop;

@(posedge clk)

\$noset(A) |=> ##1(B[→2])##1S;

end property

Path: SV / Functional Coverage /

:- Functional Coverage :-

- * Use to measure the quality of design verification.
- To create coverage model we use covengroup and as part of covengroup we define coverpoint for every variables, we cross the coverpoints and can define bins explicitly, if not simulator will explicitly creates it itself (we call it as automatic bins (default = 64))

covergroup :-

- * To create coverage model we use covengroup
- * used inside module or named block.
- * It may contain:
 1. clocking event
 2. coverpoints
 3. cross coverage b/w them.

coverpoints :-

- * we define a coverage points for the model (each variable)

bins :-

- * keep track of Number of times user hits specific value of coverpoint expression.

1. implicit bins :-

* If we do not specify any bins, SV simulation will create ^{bins} automatically.

Eg:- i. bit [3:0] data;

$$\downarrow \\ 2^4 = 16 \text{ bins} \rightarrow 0 \text{ to } 15$$

ii. bit [7:0] data;

$$\downarrow \\ 2^8 = 256 \text{ bins} \rightarrow 0 \text{ to } 255$$

Note:- If \rightarrow option. auto-bin-max = 256

otherwise If $B > 64 \rightarrow$ grouping

$B \leq 64 \rightarrow$ individual

grouping:- $\frac{256}{64} = 4$ bins each

data[0:3] \rightarrow 1st bin

data[4:7] \rightarrow 2nd bin

⋮
data[252:255] \rightarrow 64th bin

CODE :-

```
Covergroup cp;  
cp.Coverpoint A;  
cp.Coverpoint B;  
endgroup
```

2. Explicit bins:-

* We can create:

→ separate bin for each value in a given range

→ A single bin for all the values in a range

* Scalar bins:-

→ single bin for all values

→ ~~data[] = {1, 2, 5};~~

* ~~data = {1, 2, 5};~~

Vector bins:-

→ unique bin is

created for each value

* ~~data[] = {[0:5]};~~

Other exp:-

1. $b = \{1, 2, 3, 4, 5\}$; → scalar bin

2. $b[] = \{[1:5]\}$; → vector bin

3. $b[] = \{[\$:7]\}$; → from \$ to 7

4. $b[] = \{[0:\$]\}$; → 0 to max

5. $b = \{[1:7], 8, 9\}$; → scalar with numbers

iM

ignore bins & illegal bins :-

1. ignore bins :-

- * ignore bins are bins which is ignored from coverage

* Syntax :-

```
covengroup cg;  
cp: Coverpoint A {  
    ignore-bins ib={1,2};  
}  
endgroup
```

ii

illegal bins :-

- * illegal bins also same ignore bins, but when bins are hitting we will get an error message. (for every hit)

* Syntax :-

```
covengroup cg;  
cp: Coverpoint A {  
    illegal-bins ib={1,2};  
}  
endgroup
```

④

Cross Coverage:

* keyword : cross

* A cross is defined to track the values of two or more coverpoints as a group.

* Syntax :- cross C1, C2 ;

cross C1, C2 ;

cross C1, A ;

* crosses can be applied:

→ predefined Coverpoints

→ Variables which are visible in the scope.

→ Combinations of Coverpoint & variable.

CODE:-

covengroup Cg1;

Cp1 : Coverpoint A ;

Cp2 : Coverpoint B ;

Cp1xCp2 : Crosses A, B ;

endgroup : Cg1

Reusable Cover group :-

```
module measurable;
```

```
    logic [3:0] mode;
```

```
Covergroup cg; (net logic[3:0] Val_name,  
                input int lowen, higher,  
                input string instance-name);
```

```
option.per-instance = 1;
```

```
option.name = instance-name;
```

```
CP: coverpoint mode {
```

```
    bins b[] = {[lowen:higher]};  
}
```

```
endgroup : CP
```

```
cg c1, c2, c3, c4;
```

```
initial begin
```

```
    c1 = new(mode, 0, 3, "Anth");
```

```
    c2 = new(mode, 4, 7, "logical");
```

```
    c3 = new(mode, 8, 11, "shift");
```

```
    c4 = new(mode, 12, 15, "Jump");
```

```
end
```

```
endmodule
```

conditional exp iff

Covergroup cg;

cp: Coverpoint queue iff(mst);

cp1: coverpoint Array iff(!empty);

endgroup: cg

✓ transition bins :-

* The transition of coverage point can be covered by specifying the sequence

$\rightarrow \text{val1} \Rightarrow \text{val2} \Rightarrow \text{val3}$

* it represent transition of coverage point value from value1 to value2.

syntax:-

bins b1 = (10 \Rightarrow 20 \Rightarrow 30);

bins b2[] = (40 \Rightarrow 50), (80 \Rightarrow 90 \Rightarrow 100);

bins b3 = (1, 5 \Rightarrow 6, 7);

b3 = 1 \Rightarrow 5, on

1 \rightarrow 7, on

5 \rightarrow 6, on

5 \rightarrow 7

b[0] = 40 \Rightarrow 50

b[1] = 80 \Rightarrow 90 \Rightarrow 100

Cover group built-in methods :-

- * sample();
- * getCoverage();
- * getInstanceCoverage();
- * getInstanceName();
- * start();
- * stop();

(vi)

binsof Be intersect :-

bin of w~~it~~

if particular coverpoint
in cond

value of
bins of point

→ Cpl-Cpp : cross A, not {

binsof(~~inst~~) intersect \$1};

}

- ° CODE COVERAGE ° =

- * it measures how much of the "design code" is exercised.
- * This includes the execution of design blocks, number of lines, conditions, FSM, Toggles and path
- * the simulation will automatically extract the code coverage from the design code