


## 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:
  - Hold (Store)
  - Shift Right
  - Shift Left
  - Load Data
- Operate with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths

Logic Diagram (SN74)



† I/O ports not shown: B/Q<sub>B</sub> (13), C/Q<sub>C</sub> (6), D/Q<sub>D</sub> (14), E/Q<sub>E</sub> (5), F/Q<sub>F</sub> (15), and G/Q<sub>G</sub> (4).

FUNCTION TABLE (SN74)

MODE	INPUTS								I/O PORTS								OUTPUTS	
	CLR	S1	S0	OE1†	OE2†	CLK	SL	SR	A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	Q <sub>A</sub> †	Q <sub>H</sub> †
Clear	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	X	L	X	X	X	X	X	X	X	X	X	X	X	X	X	L	L
Hold	H	L	L	L	L	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
	H	X	X	L	L	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>	Q <sub>E0</sub>	Q <sub>F0</sub>	Q <sub>G0</sub>	Q <sub>H0</sub>	Q <sub>A0</sub>	Q <sub>H0</sub>
Shift Right	H	L	H	L	L	↑	X	H	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	H	Q <sub>Gn</sub>
	H	L	H	L	L	↑	X	L	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	L	Q <sub>Gn</sub>
Shift Left	H	H	L	L	L	↑	H	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	H	Q <sub>Bn</sub>	H
	H	H	L	L	L	↑	L	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	Q <sub>En</sub>	Q <sub>Fn</sub>	Q <sub>Gn</sub>	Q <sub>Hn</sub>	L	Q <sub>Bn</sub>	L
Load	H	H	H	X	X	↑	X	X	a	b	c	d	e	f	g	h	a	h

NOTE: a...h—the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputs are isolated from the I/O terminals.

† When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT	UNIT
I <sub>CC</sub>		MAX	53	225	40	95	0.16	0.16	0.16	0.16	mA
I <sub>OH</sub>	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	-2.6	-6.5	-2.6	-3	-6	-4	-24	-24	mA
	Q <sub>A</sub> or Q <sub>H</sub> †		-0.4	-0.5	-0.4	-1	-4	-4	-24	-24	
I <sub>OL</sub>	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	24	20	24	24	6	4	24	24	mA
	Q <sub>A</sub> or Q <sub>H</sub> †		8	6	8	20	4	4	24	24	

## TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS	S	ALS	F	CD74 HC	CD74 HCT	CD74 AC	CD74 ACT
fmax				MIN	20	50	30	70	20	16	95	90
tw	CLK (CP) high			MIN	30	10	16.5	7	24	30	5.2	5.5
	CLK (CP) low				10	10	16.5	7	24	30	5.2	5.5
	CLR (MR)				20	10	10	7	15	22	5	5
tsu	DATA "H"			MIN	20	7	16	5.5	36	30	4.5	4.5
	DATA "L"				20	5	6	5.5	36	30	4.5	4.5
	SELECT				35	15	20	8.5	36	41	9	9
	CLR (MR) INACTIVE				20	10	15	7	-	-	-	-
th	DATA			MIN	0	5	0	2	0	0	0	0
	SELECT				10	5	0	0	0	0	0	0
tPLH	CLK (CD74: CP)	Q <sub>A</sub> or Q <sub>H</sub> (CD74: Q <sub>0</sub> or Q <sub>7</sub> )	MAX	33	20	15	10	60	68	12.9	12.9	
tPHL				39	20	18	9.5	60	68	12.9	12.9	
tPLH	CLK (CD74: CP)	Q <sub>A</sub> thru Q <sub>H</sub> (CD74: I/O <sub>0</sub> thru I/O <sub>7</sub> )	MAX	25	21	13	10	60	68	13.5	14.5	
tPHL				39	21	19	12	60	68	13.5	14.5	
tPHL	CLR	Q <sub>A</sub> or Q <sub>H</sub> (CD74: Q <sub>0</sub> or Q <sub>7</sub> )	MAX	40	21	22	10.5	60	69	11.2	12.2	
tPHL	CLR	Q <sub>A</sub> thru Q <sub>H</sub> (CD74: I/O <sub>0</sub> thru I/O <sub>7</sub> )		40	24	22	15	60	69	13.9	18.6	
tFZH	OE1, OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	21	18	16	9	47	48	14.9	14.9	
tFZL				30	18	22	11	39	45	14.9	14.9	
tPHZ	OE1, OE2	Q <sub>A</sub> thru Q <sub>H</sub>	MAX	20	12	8	7	56	56	14.9	14.9	
tPLZ				15	12	15	6.5	47	48	14.9	14.9	

UNIT f<sub>max</sub>: MHz; other: ns