


SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS

- 3-State Outputs
- Choice of Asynchronous or Synchronous Clearing and Loading
- Internal Look-Ahead Circuitry for Fast Cascading

Logic Diagram



FUNCTION TABLE

INPUTS								OPERATION
OE	ACL	ALOAD	SCLR	SLOAD	ENT	ENP	CLK	
H	X	X	X	X	X	X	X	Q outputs disabled
L	L	X	X	X	X	X	X	Asynchronous clear
L	H	L	X	X	X	X	X	Asynchronous load
L	H	H	L	X	X	X	↑	Synchronous clear
L	H	H	H	L	X	X	↑	Synchronous load
L	H	H	H	H	H	H	↑	Count
L	H	H	H	H	L	X	X	Inhibit counting
L	H	H	H	H	X	L	X	Inhibit counting

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	ALS	UNIT
I _{CC}		MAX	36	mA
I _{OH}	OUTPUT Q	MAX	-2.6	mA
	CCO & RCO	MAX	-0.4	mA
I _{OL}	OUTPUT Q	MAX	24	mA
	CCO & RCO	MAX	8	mA

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

PARAMETER			INPUT	OUTPUT	MAX or MIN	ALS	
fmax					MIN	30	
tw	CLK "H"				MIN	16.5	
	CLK "L"					16.5	
tsu	ENP or ENT	H			MIN	20	
		L				20	
	A, B, C, D					20	
	SCLR	L				15	
		H				30	
	SLOAD	L				15	
		H				30	
	th					MIN	0
tPLH		CLK			Q	MAX	12
tPHL							18
tPLH		CLK			RCO	MAX	29
tPHL			24				
tPLH		ALOAD	Q	MAX	35		
tPHL					23		
tPLH		ALOAD	CCO	MAX	55		
tPHL					33		
tPLH		ENT	RCO	MAX	16		
tPHL					14		
tPHL		ACL	Q	MAX	22		

 UNIT f_{max} : MHz, other : ns