


4-BIT PARALLEL-ACCESS SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions

Logic Diagram



TRUTH TABLE

OPERATING MODES	INPUTS						OUTPUT				
	\overline{MR}	CP	\overline{PE}	J	\overline{K}	Dn	Q ₀	Q ₁	Q ₂	Q ₃	\overline{Q}_3
Asynchronous Reset	L	X	X	X	X	X	L	L	L	L	H
Shift, Set First Stage	H	↑	h	h	h	X	H	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Reset First Stage	H	↑	h	l	l	X	L	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Toggle First Stage	H	↑	h	h	l	X	q ₀	q ₀	q ₁	q ₂	\overline{q}_2
Shift, Retain First Stage	H	↑	h	l	h	X	q ₀	q ₀	q ₁	q ₂	\overline{q}_2
Parallel Load	H	↑	l	X	X	dn	d ₀	d ₁	d ₂	d ₃	\overline{d}_2

H = High Voltage Level

L = Low Voltage Level,

X = Don't Care

↑ = Transition from Low to High Level

l = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition

h = Low Voltage Level One Set-up Time prior to the High to Low Clock Transition,

dn (q_n) = Lower Case Letters Indicate the State of the Referenced Input (or output) One Set-up Time Prior to the Low to High Clock Transition.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	UNIT
I _{cc}	MAX	63	21	109	57	0.1	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-2	-4	-4	mA
I _{OL}	MAX	16	8	20	20	4	4	mA

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC
fmax				MIN	30	30	70	70	25	20
tw	Clock			MIN	16	16	7	4	20	24
	MR				12	12	12	7.2	20	24
tsu	PE			MIN	25	25	11	8	25	30
	Serial & Parallel Data				20	15	5	3.5	25	-
	Clear Inactive Data				25	25	9	6	25	-
TRELEASE				MAX	10	20	6	-	-	-
th				MIN	0	0	3	1	0	3
tPHL		MR	QA, QD	MAX	30	30	18.5	11.5	38	45
tPLH	Clock			MAX	22	22	12	8.5	36	53
tPHL					26	26	16.5	10.5	36	53

UNIT f_{max} : MHz, other : ns