
4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts

Logic Diagram (SN74)



 \dagger I/O ports not shown: QB (14) and QC (13)

FUNCTION TABLE (SN74)

INPUTS									OUTPUTS				
CLEAR	MODE		сьоск	SERIAL		PARALLEL			۸.	n-	0-	0-	
CLEAR	S1	S0	CLUCK	LEFT	RIGHT	Α	В	С	D	□ QA	QB	чC	Q_D
L	Х	Х	Х	Х	Х	Х	Х	Х	Х	L	L	L	L
H	Х	Х	L	Х	Х	Х	Х	Х	X	Q _{A0}	Q _B 0	Q _C 0	Q _{D0}
H	Н	Н	1	Х	X	a	b	С	d	a	b	С	d
H	L	Н	1 1	Х	Н	X	Х	Х	X	Н	QAn	Q_{Bn}	QCn
H	L	Н	1	Х	L	X	Х	Х	X	L	QAn	Q_{Bn}	QCn
H	Н	L	1	Н	Х	Х	Х	Х	X	QBn	QCn	QDn	H
H	Н	L	1	L	X	X	Х	Х	X	QBn	QCn	Q_{Dn}	L
H	L	L	X	X	X	X	Х	Х	Х	Q _{A0}			Q_{D0}

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	CD74 HCT	UNIT
Icc	MAX	63	23	135	53	0.1	0.16	0.16	mA
Іон	MAX	-0.8	-0.4	-1	-2	-4	-4	-4	mA
loL	MAX	16	8	20	20	4	4	4	mA

TIMING REQUREMENTS AND SWITCHING CHARACTERISTICS

	IO REGOREWENTO AND	011110111110	III IO I EIIIO I I OO								
	PARAMETER	INPUT	OUTPUT	MAX or MIN	TTL	LS	s	AS	SN74 HC	CD74 HC	CD74 HCT
fmax				MIN	25	25	70	80	25	20	18
tw	CLR (MR)				20	20	12	4.5	20	24	24
	CLK (CP) "H"			MIN	20	20	7	4	20	24	24
	CLK (CP) "L"				20	20	7	7	20	24	24
tsu	Mode Control				30	30	11	9.5	25	24	30
	DATA			MIN	20	20	5	4	25	21	21
	CLR (MR) INACTIVE				25	25	9	6	-	-	-
th				MIN	0	0	3	0.5	0	0	0
tPHL		CLEAR (MR)	ANY	MAX	30	30	18.5	12	38	42	60
tplh		CLOCK (CP)) ANY	MAX	22	22	12	7	36	53	56
tphl .		GLUGK (GF)		IVIAA	26	26	16.5	7	36	53	56

UNIT fmax : MHz, other : ns