8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS WITH 3-STATE OUTPUTS

- Multiplexed I/O Ports Provide Improved Bit Density
- Four Modes of Operation:


Hold (Store)

Shift Right

Shift Left

- Load Data

 Operate with Outputs Enabled or at High Impedance
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for n-Bit Word Lengths



† I/O ports not shown: B/QB (13), C/QC (6), D/QD (14), E/QE (5), F/QF (15), and G/QG (4).

FUNCTION TABLE (SN74)

| 1 0110 11011 171222 (01111) | | | | | | | | | | | | | | | | | | |
|-----------------------------|-------------|-------------|--------|--------|--------|-------------|-------------|--------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|------------------------------------|----------------|
| MODE | INPUTS | | | | | | I/O PORTS | | | | | | | OUTPUTS | | | | |
| | CLR | S1 | S0 | OE1† | OE2† | CLK | SL | SR | A/Q A | B/Q _B | C/Q C | D/Q _D | E/Q E | F/Q _F | G/Q G | H/Q H | Q _{A'} | Q _H |
| Clear | L L L | X L H | X H | L X | L X | X X X | X X X | X X | L X | L | ררר |
| Hold | H | X | X | L | L | X | X | X | Q _{A0} Q _{A0} | Q _{B0} Q _{B0} | Q C0 Q C0 | Q D0 | Q E0 Q E0 | QF0 QF0 | Q _{G0} Q _{G0} | Q _{H0} Q _{H0} | Q _{A0} Q _{A0} | DD HOH |
| Shift Right | H | L | Н | L | L | Î | X | H | H | Q _{An} Q _{An} | Q _{Bn} Q _{Bn} | Q _{Cn} Q _{Cn} | Q _{Dn} Q _{Dn} | Q _{En} Q _{En} | Q _{Fn} Q _{Fn} | Q _{Gn} Q _{Gn} | H | Q Gn Q Gn |
| Shift Left | H | H | L | L | L | Î | H | X | Q _{Bn} Q _{Bn} | Q _{Cn} Q _{Cn} | Q _{Dn} Q _{Dn} | Q _{En} Q _{En} | Q _{Fn} Q _{Fn} | Q _{Gn} Q _{Gn} | Q _{Hn} Q _{Hn} | H | Q _{Bn} Q _{Bn} | ПН |
| Load | Н | Н | Н | Х | Х | 1 | Х | Х | a | b | С | d | 0 | f | g | h | a | h |

NOTE: a...h=the level of the steady-state input at inputs A through H, respectively. This data is loaded into the flip-flops while the flip-flop outputsare isolated from the I/O terminals.

† When one or both output-enable inputs are high, the eight I/O terminals are disabled to the high-impedance state; however, sequential operationor clearing of the register is not affected.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

| PAR | AMETER | MAX or MIN | LS | s | ALS | F | CD74 HC | CD74 HCT | CD74 AC | CD74 ACT | UNIT |
|-------|------------------------------------|------------|------|------|------|----|------------|-------------|------------|-------------|------|
| Icc | | MAX | 53 | 225 | 40 | 95 | 0.16 | 0.16 | 0.16 | 0.16 | mA |
| Іон | Q _A thru Q _H | MAX | -2.6 | -6.5 | -2.6 | -3 | -6 | -4 | -24 | -24 | mA |
| | Q _{A'} or Q _{H'} | IVIAA | -0.4 | -0.5 | -0.4 | -1 | -4 | -4 | -24 | -24 | |
| loL | Q _A thru Q _H | MAX | 24 | 20 | 24 | 24 | 6 | 4 | 24 | 24 | mA |
| IOL . | Q _{A'} or Q _{H'} | WAA | 8 | 6 | 8 | 20 | 4 | 4 | 24 | 24 | IIIA |

TIMING REQUREMENTS AND SWITCHING CHARACTERISTICS

| Inwind Headneweit 3 AND 3WT CHING CHARACTERISTICS | | | | | | | | | | | | |
|---|-------------------|------------|---|------------|----|----|------|------|------------|-------------|------------|-------------|
| F | PARAMETER | INPUT | ОИТРИТ | MAX or MIN | LS | S | ALS | F | CD74 HC | CD74 HCT | CD74 AC | CD74 ACT |
| fma | x | | | MIN | 20 | 50 | 30 | 70 | 20 | 16 | 95 | 90 |
| | CLK (CP) high | | | | 30 | 10 | 16.5 | 7 | 24 | 30 | 5.2 | 5.5 |
| tw | CLK (CP) low | | | MIN | 10 | 10 | 16.5 | 7 | 24 | 30 | 5.2 | 5.5 |
| | CLR (MR) | | | | 20 | 10 | 10 | 7 | 15 | 22 | 5 | 5 |
| | DATA "H" | | | | 20 | 7 | 16 | 5.5 | 36 | 30 | 4.5 | 4.5 |
| tsu | DATA "L" | | | MIN | 20 | 5 | 6 | 5.5 | 36 | 30 | 4.5 | 4.5 |
| lsu | SELECT | | | IVIIN | 35 | 15 | 20 | 8.5 | 36 | 41 | 9 | 9 |
| | CLR (MR) INACTIVE | | | | 20 | 10 | 15 | 7 | - | - | - | - |
| th | DATA | | | MIN | 0 | 5 | 0 | 2 | 0 | 0 | 0 | 0 |
| lui. | SELECT | | | 141114 | 10 | 5 | 0 | 0 | 0 | 0 | 0 | 0 |
| tPLH | | CLK | Q _{A'} or Q _{H'} | MAX | 33 | 20 | 15 | 10 | 60 | 68 | 12.9 | 12.9 |
| tPHL | | (CD74: CP) | (CD74: Q ₀ or Q ₇) | IVIAA | 39 | 20 | 18 | 9.5 | 60 | 68 | 12.9 | 12.9 |
| tPLH | | CLK | Q _A thru Q _H | MAX | 25 | 21 | 13 | 10 | 60 | 68 | 13.5 | 14.5 |
| tPHL | | (CD74: CP) | (CD74: I/O ₀ thru I/O ₇) | IVIAA | 39 | 21 | 19 | 12 | 60 | 68 | 13.5 | 14.5 |
| tPHL | | CLR | Ω _A ·or Ω _H · (CD74: Ω ₀ or Ω ₇) | | 40 | 21 | 22 | 10.5 | 60 | 69 | 11.2 | 12.2 |
| tPHL . | | CLR | Q _A thru Q _H (CD74: I/O ₀ thru I/O ₇) | MAX | 40 | 24 | 22 | 15 | 60 | 69 | 13.9 | 18.6 |
| tPZH | | 0E1, 0E2 | 0 11 0 | MAX | 21 | 18 | 16 | 9 | 47 | 48 | 14.9 | 14.9 |
| tPZL | | UE1, UE2 | Qa thru Qн | | 30 | 18 | 22 | 11 | 39 | 45 | 14.9 | 14.9 |
| tphz | | 0E1, 0E2 | O . 41 O | MAX | 20 | 12 | 8 | 7 | 56 | 56 | 14.9 | 14.9 |
| tPLZ | | UE1, UE2 | Qa thru QH | IVIAX | 15 | 12 | 15 | 6.5 | 47 | 48 | 14.9 | 14.9 |

UNIT fmax : MHz, other : ns