
8-BIT PARALLEL-LOAD SHIFT REGISTERS

- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion

Logic Diagram (SN74LV, HC) 2 3 10 11 12 14 4 SH/LD 15 SER 1 1D > C1 R 1D > C1 F R 1D > C1 R 1D > C1 R CLK INH CLK CLR 9



FUNCTION TABLE (SN74)

		INTERNAL		ОИТРИТ						
CLEAR	SHIFT/	CLOCK	CLOCK	SERIAL	PARALLEL	OUT	JOULEGI			
CLEAR	LOAD	INHIBIT	CLUCK	SERIAL	AH	Q _A Q _B		QH		
L	Х	Х	Х	Х	Х	L	L	L		
H	Х	L	L	Х	X	Q _{A0}	Q_{B0}	Q _{H0}		
н	L	L	1	Х	ah	a	b	h		
H	н	L	1	Н	X	Н	Q_{An}	QGn		
н	н	L	1	L	X	L	QAn	QGn		
Н	Х	Н	1	X	Х	Q _{A0}	Q _{B0}	Q _{H0}		

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V	UNIT
Icc	MAX	127	32	24	60	0.08	0.16	0.16	-	0.02	mA
Іон	MAX	-0.8	-0.4	-0.4	-1	-4	-4	-4	-6	-12	mA
loL	MAX	16	8	8	20	4	4	4	6	12	mA

TIMING REQUREMENTS AND SWITCHING CHARACTERISTICS

	TO TIE GOTTE INTET	107410 0111101111	VO CHANACTENIST	100									
PARAMETER IN		INPUT	OUTPUT	MAX or MIN	TTL	LS	ALS	F	SN74 HC	CD74 HC	CD74 HCT	LV 3V	LV 5V
fmax				MIN	25	25	45	110	25	20	16	50	85
tw	CLOCK (CD74: CP)			MIN	20	20	10	3.5	20	24	30	7	4
	CLEAR (CD74: MR)			WIIIV	20	25	9	4	25	30	53	7	5
tsu	Mode Control			MIN	30	30	16	4	36	44	45	6	4
	DATA				20	20	7	3	20	24	24	6	4.5
th				MIN	0	0	3	0	0	1	0	0	1
tPHL .		CLEAR	ΩН	MAX	35	30	14	9.5	30	48	60	18.5	12
tPHL .		CLOCK	ΩН	MAX	30	25	13	14	38	48	60	21.5	13.5
tPLH .					26	20	12	9	38	48	60	21.5	13.5

IINIT fmay · MHz other · ne