
4-BIT PARALLEL-ACCESS SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions

Logic Diagram



TRUTH TABLE

| | INPUTS | | | | | | ОИТРИТ | | | | | |
|---------------------------|--------|----|-----|---|-----|----|----------------|----------------|----------------|----------------|---------------------|--|
| OPERATING MODES | MR | СР | PE | J | ĸ | Dn | Q ₀ | Q ₁ | Q ₂ | Q ₃ | \overline{Q}_3 | |
| Asynchronous Reset | L | Х | Х | Х | Х | Х | L | L | L | L | Н | |
| Shift, Set First Stage | Н | 1 | h | h | h | х | Н | 90 | 91 | q ₂ | q ₂ | |
| Shift, Reset First Stage | Н | 1 | h | ı | - 1 | х | L | 90 | 91 | q ₂ | - q ₂ | |
| Shift, Toggle First Stage | Н | 1 | h | h | - 1 | Х | - 90 | 90 | 91 | q ₂ | - q ₂ | |
| Shift, Retain First Stage | Н | 1 | h | I | h | х | q ₀ | q ₀ | q 1 | q ₂ | - q ₂ | |
| Parallel Load | Н | 1 | - 1 | х | х | dn | d ₀ | d ₁ | d ₂ | d3 | d2 | |

H = High Voltage Level L = Low Voltage Level,

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

| PARAMETER | MAX or MIN | TTL | LS | S | AS | SN74 HC | CD74 HC | UNIT | | |
|-----------|------------|------|------|-----|----|------------|------------|------|--|--|
| Icc | MAX | 63 | 21 | 109 | 57 | 0.1 | 0.16 | mA | | |
| Іон | MAX | -0.8 | -0.4 | -1 | -2 | -4 | -4 | mA | | |
| lor | MAX | 16 | 8 | 20 | 20 | 4 | 4 | mA | | |

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

| 111111111 | U HEGOHEWENTS AND | SWITT CHING CHAIL | ACTEMIOTICO | | | | | | | |
|-----------|-----------------------|-------------------|-------------|------------|-----|----|------|------|------------|------------|
| | PARAMETER | INPUT | OUTPUT | MAX or MIN | TTL | LS | S | AS | SN74 HC | CD74 HC |
| fmax | | | | MIN | 30 | 30 | 70 | 70 | 25 | 20 |
| tw | Clock | | | MIN | 16 | 16 | 7 | 4 | 20 | 24 |
| | MR | | | I WIIIN | 12 | 12 | 12 | 7.2 | 20 | 24 |
| tsu | PE | | | | 25 | 25 | 11 | 8 | 25 | 30 |
| | Serial & Pararel Data | | | MIN | 20 | 15 | 5 | 3.5 | 25 | - |
| | Clear Inactive Data | | | | 25 | 25 | 9 | 6 | 25 | - |
| TRELEASE | | | | MAX | 10 | 20 | 6 | - | - | - |
| th | | | | MIN | 0 | 0 | 3 | 1 | 0 | 3 |
| tPHL . | | MR | | MAX | 30 | 30 | 18.5 | 11.5 | 38 | 45 |
| tPLH . | | Clock | QA, QD | MAX | 22 | 22 | 12 | 8.5 | 36 | 53 |
| tPHL . | | | | IVIAA | 26 | 26 | 16.5 | 10.5 | 36 | 53 |

UNIT fmax : MHz, other : ns

X = Don't Care

⁼ Transition from Low to High Level
= Transition from Low to High Level
= Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition
h = Low Voltage Level Cne Set-up Time prior to the High to Low Clock Transition,
dn (qn) = Lower Case Letters Indicate the State of the Referenced Input (or output) One Set-up Time Prior to the Low to High Clock
Transition.