
# CASCADABLE SHIFT REGISTERS

- 3-State Outputs
- Parallel-In, Parallel-Out Registers
- Low Power Dissipation: 75mW Typical (Enable)

# **Logic Diagram**



### **FUNCTION TABLE**

INPUTS							3-STATE OUTPUTS				CASCADE	
CLEAR	LOAD/SHIFT CONTROL	сьоск	SERIAL	PARALLEL			٥.	0-	ο-	0-	OUTPUT	
CLEAR				Α	В	С	D	QA	QB	$q_{c}$	$Q_D$	QD
L	X	Х	Х	Х	Х	Х	Х	L	L	L	L	L
н	н	н	X	Х	Х	Х	Х	Q <sub>A</sub> 0	Q <sub>B</sub> 0	QC0	Q <sub>D0</sub>	Q <sub>D0</sub>
H	H	↓	X	a	b	С	d	a	b	С	d	d
H	L	H	X	Х	Х	Х	Х	Q <sub>A0</sub>	$Q_{Bn}$	QCn	QDn	Q <sub>DO</sub>
H	L	↓ ↓	н	Х	Х	Х	Х	Н	$Q_{An}$	QBn	QCn	QCn
н	L	↓ ↓	L	Х	Х	Х	Х	L	Q <sub>An</sub>	QBn	QCn	QCn

#### ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARA	METER	MAX or MIN	LS	UNIT
Icc		MAX	34	mA
Юн	QA, QB, QC, QD	MAX	-2.6	mΑ
IUH	ΩD'	MAX	-0.4	mΑ
lou	QA, QB, QC, QD	MAX	24	mA
IIOL	ŒD'	MAX	8	mA

### TIMING REQUREMENTS AND SWITCHING CHARACTERISTICS

HIMIII	IG KEUUKEM	ENTS AND SWITCH	HING CHARACTER	151105	
PA	RAMETER	INPUT OUTPUT		MAX or MIN	LS
fmax				MIN	30
tw				MIN	16
tsu	LD/SH			MIN	40
	OTHER			MIN	20
th	•			MIN	10
tPLH		CLK	0	MAX	30
<b>t</b> PHL		ULK	u u	MAX	30

UNIT fmax: MHz, other: ns