


CASCADABLE SHIFT REGISTERS

- 3-State Outputs
- Parallel-In, Parallel-Out Registers
- Low Power Dissipation: 75mW Typical (Enable)

Logic Diagram



FUNCTION TABLE

CLEAR	INPUTS				3-STATE OUTPUTS				CASCADE OUTPUT QD'
	LOAD/SHIFT CONTROL	CLOCK	SERIAL	PARALLEL A B C D	QA	QB	QC	QD	
L	X	X	X	X X X X	L	L	L	L	L
H	H	H	X	X X X X	QA0	QB0	QC0	QD0	QD0
H	H	↓	X	a b c d	a	b	c	d	d
H	L	H	X	X X X X	QA0	QBn	QCn	QDn	QDn
H	L	↓	H	X X X X	H	QA0	QBn	QCn	QDn
H	L	↓	L	X X X X	L	QA0	QBn	QCn	QDn

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER		MAX or MIN	LS	UNIT
Icc		MAX	34	mA
Ioh	QA, QB, QC, QD	MAX	-2.6	mA
	QD'	MAX	-0.4	mA
Iol	QA, QB, QC, QD	MAX	24	mA
	QD'	MAX	8	mA

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	LS
fmax				MIN	30
tw				MIN	16
tsu	LD/SH			MIN	40
	OTHER			MIN	20
th				MIN	10
tPLH		CLK	Q	MAX	30
tPHL				MAX	30

UNIT fmax : MHz, other : ns