
8-BIT SHIFT REGISTERS WITH OUTPUT REGISTERS

- 8-Bit Serial-In, Parallel-Out Shift Registers with Storage
- Independent Direct Overriding Clears on Shift and Storage Registers
- Independent Clocks for Shift and Storage Registers
- Guaranteed Shift Frequency: DC to 20MHz

Logic Diagram



FUNCTION TABLE

INPUTS					FUNCTION			
SER	SRCLK	SRCLR	RCLK	RCLR	FUNCTION			
Х	Х	L	Х	Х	Shift register is cleared.			
L	1	Н	Х	х	First stage of shift register goes low. Other stages store the data of previous stage, respectively.			
н	1	Н	х	х	First stage of shift register goes high. Other stages store the data of previous stage, respectively.			
L	\	Н	Х	Х	Shift register state is not changed.			
X	X	X	Х	L	Storage register is cleared.			
X	X	X	1	Н	Shift register data is stored in the storage register.			
Х	х	Х	\downarrow	Н	Storage register state is not changed.			

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARA	METER	MAX or MIN	LS	SN74 HC	AHC	АНСТ	LV 3V	LV 5V	UNIT
lcc		MAX	65	0.08	0.04	0.02	-	0.02	mA
Іон	ŒΗ.	MAX	-1	-4	-4	-4	-6	-12	mA
IUH	Q	MAX	-2.6	-6	-8	-8	-6	-12	mA
lou	ŒΗ.	MAX	16	4	4	4	6	12	mA
IUL	QA to QH	MAX	24	6	8	8	6	12	mA

TIMING REQUREMENTS AND SWITCHING CHARACTERISTICS

THINKS REACHEMENT AND CONTOURS OF MUNICIPALITY										
PARAMETER		INPUT OUTPUT		MAX or MIN	LS	SN74 HC	AHC	АНСТ	LV 3V	LV 5V
tw	SRCK				25	20	5	5.5	5.5	5
	RCK			MIN	20	20	5	5.5	5.5	5
tsu	SRCLR↑ to SRCK↑				20	10	3.3	3.3	4.8	3.3
	SER to SRCK ↑				20	22	3	3	3.5	3
	SRCK ↑ to RCK ↑			MIN	40	22	5	5	8.5	5
	SRCLR ↓ to RCK↑				40	13	5	5	9	5
	RCLR ↑ to RCK ↑				20	5	3.7	3.8	5.3	3.7
th				MIN	0	5	2	2	1.5	2
tPLH .		SRCK ↑	ФН.	MAX	18	37	9.1	9.1	12.4	9.1
tPHL .					23	37	10.1	10.1	13.9	10.1
tPLH .		RCK ↑	QA to QH	MAX	18	37	8.3	8.3	11.1	8.3
tPHL .					30	37	9.7	9.7	13.1	9.7
tPHL .		SRCLR↓	ŒΗ.	MAX	33	37	10.1	10.1	14	10.1
tPHL .		RCLR ↓	QA to QH	IVIAA	57	31	10.7	10.7	14.4	10.7
LIBILIT										

UNIT: ns