


4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTERS

- Direct Overriding Clear
- Parallel-to-Serial, Serial-to-Parallel Conversions
- Left or Right Shifts



† I/O ports not shown: Q_B (14) and Q_C (13)

FUNCTION TABLE (SN74)

INPUTS										OUTPUTS			
CLEAR	MODE S1 S0	CLOCK	SERIAL		PARALLEL					Q _A	Q _B	Q _C	Q _D
			LEFT	RIGHT	A	B	C	D					
L	X X	X	X	X	X	X	X	X	L	L	L	L	L
H	X X	L	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	L
H	H H	↑	X	X	a	b	c	d	a	b	c	d	
H	L H	↑	X	H	X	X	X	X	H	Q _{An}	Q _{Bn}	Q _{Cn}	
H	L H	↑	X	L	X	X	X	X	L	Q _{An}	Q _{Bn}	Q _{Cn}	
H	H L	↑	H	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	H	
H	H L	↑	L	X	X	X	X	X	Q _{Bn}	Q _{Cn}	Q _{Dn}	L	
H	L L	X	X	X	X	X	X	X	Q _{A0}	Q _{B0}	Q _{C0}	Q _{D0}	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED OPERATING CONDITIONS

PARAMETER	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	CD74 HCT	UNIT
I _{CC}	MAX	63	23	135	53	0.1	0.16	0.16	mA
I _{OH}	MAX	-0.8	-0.4	-1	-2	-4	-4	-4	mA
I _{OL}	MAX	16	8	20	20	4	4	4	mA

TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS

PARAMETER		INPUT	OUTPUT	MAX or MIN	TTL	LS	S	AS	SN74 HC	CD74 HC	CD74 HCT
f _{max}				MIN	25	25	70	80	25	20	18
t _w	CLR (MR)			MIN	20	20	12	4.5	20	24	24
	CLK (CP) "H"				20	20	7	4	20	24	24
	CLK (CP) "L"				20	20	7	7	20	24	24
t _{su}	Mode Control			MIN	30	30	11	9.5	25	24	30
	DATA				20	20	5	4	25	21	21
	CLR (MR) INACTIVE				25	25	9	6	-	-	-
t _h				MIN	0	0	3	0.5	0	0	0
t _{PHL}		CLR (MR)	ANY	MAX	30	30	18.5	12	38	42	60
t _{PLH}		CLOCK (CP)	ANY	MAX	22	22	12	7	36	53	56
t _{PHL}					26	26	16.5	7	36	53	56

 UNIT f_{max} : MHz, other : ns