# > FLOW DIAGRAM

The block diagram shown in Figure illustrates the complete workflow followed in the design, simulation, and verification of the Arithmetic Logic Unit (ALU) using Verilog and Python-based testbenches. This structured flow ensures a smooth integration of hardware description and verification using modern simulation tools.

# **Description of the Flow**

## 1. Environment Setup:

The process begins with setting up a Linux-based development environment. This includes configuring the system for simulation and installing essential tools such as Python, Icarus Verilog, GTKWave, and Cocotb (a coroutine-based cosimulation library for writing Python testbenches).

## 2. Project Initialization:

A new folder is created to organize all project files, including the Verilog source code, Python testbench, Makefile, and simulation outputs.

## 3. Verilog Code Development:

The core ALU logic is written in Verilog (e.g., alu.v). This module includes the implementation of basic arithmetic and logic operations such as addition, subtraction, AND, OR, and XOR, controlled through select inputs.

### 4. Testbench Creation:

A Python testbench (alu\_test.py) is developed using the Cocotb framework. This testbench generates input stimuli, drives them to the ALU, and verifies the correctness of the output by comparing it with expected values.

### 5. Makefile Configuration:


A Makefile is written to automate the compilation and simulation process. It includes instructions for running the Verilog compiler, launching Cocotb, and generating the output waveform file.

#### 6. Simulation Execution:

The Verilog code is compiled and simulated using the Makefile. This step integrates the Python testbench with the Verilog design to perform cosimulation.

### 7. Waveform Generation and Analysis:

The simulation generates a .vcd (Value Change Dump) file that captures signal transitions. This file is loaded into GTKWave, a waveform viewer used to analyze the timing and behavior of the ALU under various test scenarios.



## **Linux Terminal Commands Use:**

This section provides the list of Linux terminal commands used throughout the project for compiling, simulating, and analyzing the ALU design. The project utilizes **Icarus Verilog** for simulation, **Cocotb** for testbench automation, and **GTKWave** for waveform analysis.

# **\*** Compile Verilog Design:

The following command was used to compile the Verilog source file (16bit\_alu.v) using Icarus

Verilog:

prasun@prasun:~/Desktop/intern/16bit\_alu4\$ iverilog -o alu.vvp 16bit\_alu.v

- Iverilog -o is the Icarus Verilog compiler.
- alu.vvp specifies the output simulation file.
- 16bit\_alu.v is the Verilog source file for the ALU

### **A** Run the Simulation:

Once compiled, the .vvp file is executed using the vvp runtime command:

prasun@prasun:~/Desktop/intern/16bit\_alu4\$ vvp alu.vvp

This step runs the compiled simulation and generates the .vcd (waveform) file if configured properly in the testbench.

### **Run Simulation with Cocotb (Makefile-driven):**

When using Cocotb for Python-based testbenches, the simulation was launched using:

- SIM=icarus tells Cocotb to use Icarus Verilog.
- MODULE=test\_alu specifies the Python testbench module name (test\_alu.py).
- make invokes the Makefile that manages the simulation process.

```
### Submits | Su
```

## **View Simulation Results in GTKWave:**

To view the waveform output (alu.vcd), GTKWave was launched using:

```
prasun@prasun:~/Desktop/intern/16bit_alu4$ gtkwave alu.vcd
```

This command opens the waveform in GTKWave GUI, allowing users to analyze signal transitions and verify the correctness of the ALU operations.