

SUCCESSIVE APPROXIMATION. TECHNIQUE

Assume step size = 10 mV , 8-bit successive Approx. ADC. $V_{in} = 1\text{ Volt}$.

Since $n = 8$, 256 (decimal), $\frac{V_{ref}}{2} = \frac{256}{2} = 128$

1) Start with binary

1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---

 - 128.

$D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0$

$$128 \times 10\text{ mV} = 1.28\text{ V} > 1\text{ V} (V_{in})$$

D_7 is cleared.

2)

0	1	0	0	0	0	0	0
---	---	---	---	---	---	---	---

 = $64 \times 10\text{ mV} = 0.64\text{ V}$

$$0.64 < 1\text{ V} (V_{in}).$$

D_6 is kept.

3)

0	1	1	0	0	0	0	0
---	---	---	---	---	---	---	---

 D_5

$$96 \times 10\text{ mV} = 0.96\text{ V}$$

$$0.96 < 1\text{ V}.$$

D_5 is kept.

4)

0	1	1	1	0	0	0	0
---	---	---	---	---	---	---	---

 D_4

$$= 112 \times 10\text{ mV} = 1.12\text{ V}$$

$$1.12\text{ V} > 1\text{ V}$$

D_4 is discarded/cleared.

5)

0	1	1	0	1	0	0	0
---	---	---	---	---	---	---	---

D_3

$$104 \times 10 \text{ mV} = 1.04 \text{ V}$$

$$1.04 \text{ V} > 1 \text{ V}$$

D_3 is Discarded.

6)

0	1	1	0	0	1	0	0
---	---	---	---	---	---	---	---

D_2

$$100 \times 10 \text{ mV} = 1 \text{ V}$$

$$1 \text{ V} = 1 \text{ V}$$

D_2 is kept.

7)

0	1	1	0	0	1	1	0
---	---	---	---	---	---	---	---

D_1

$$102 \times 10 \text{ mV} = 1.02 \text{ V}$$

$$1.02 \text{ V} > 1 \text{ V}$$

D_1 is discarded.

8)

0	1	1	0	0	1	0	1
---	---	---	---	---	---	---	---

D_0

$$101 \times 10 \text{ mV} = 1.01 \text{ V}$$

$$1.01 \text{ V} > 1 \text{ V}$$

D_0 is Discarded.


Since Result is achieved in step ⑥, but SA method goes through all steps.

Advantage :- Conversion Time is fixed.

10-bit Resolution ADC.

Range (0 - 16V) (Method: Successive Approximation)

(11.2V)



$$\text{Step size} = \frac{V_{\text{ref}}}{1024} = \frac{16}{1024} = 15.62 \text{ mV}$$

$$V_{\text{in}} = 11.2 \text{ V}$$

$$n = 10, \quad 1024 \text{ (decimal)}$$

$$\frac{1024}{2} = 512$$

1. Start with binary MSB LSB

1	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---

$D_9 \ D_8 \ D_7 \ D_6 \ D_5 \ D_4 \ D_3 \ D_2 \ D_1 \ D_0$

512

$$512 \times 15.62 \text{ mV} = 7.99 \text{ V} < 11.2 \text{ V} \\ (V_{\text{DAC}}) < (V_{\text{in}})$$

D_9 bit is kept

2.

1	1	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---

D_8

768

$$768 \times 15.62 \text{ mV} = 11.99 \text{ V} > 11.2 \text{ V} \\ (V_{\text{DAC}}) > (V_{\text{in}})$$

Discard D_8

3.

1	0	1	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---

D_7

640

$$11.99 \times 15.62 \text{ mV} \neq 0.189 \text{ V} < 11.2 \text{ V} \\ D_7 \text{ is kept. } 640 \times 15.62 \text{ mV} = 9.99 \text{ V} < 11.2 \text{ V} \\ (D_7 \text{ is kept})$$

4.

1	0	1	1	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---

D_6

704

$$704 \times 15.62 \text{ mV} = 10.99 \text{ V} < 11.2 \text{ V} \\ D_6 \text{ is kept}$$

5.

1	0	1	1	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---

D_5

736

$$736 \times 15.62 \text{ mV} = 11.49 \text{ V} > 11.2 \text{ V} \\ D_5 \text{ is discarded}$$

6.

1	0	1	1	0	1	0	0	0	0
---	---	---	---	---	---	---	---	---	---

720

✓

 D_4

$$720 \times 15.62 \text{ mV} = 11.24 \text{ V} = 11.2 \text{ V}$$

D_4 is kept.

7.

1	0	1	1	0	1	1	0	0	0
---	---	---	---	---	---	---	---	---	---

728

 D_3

$$728 \times 15.62 \text{ mV} = 11.37 \text{ V} > 11.2 \text{ V}$$

Discard D_3 .

8.

1	0	1	1	0	1	0	1	0	0
---	---	---	---	---	---	---	---	---	---

724

 D_2

$$724 \times 15.62 \text{ mV} = 11.30 \text{ V} > 11.2 \text{ V}$$

Discard D_2 .

 D_1

9.

1	0	1	1	0	1	0	0	0	0
---	---	---	---	---	---	---	---	---	---

722

$$722 \times 15.62 \text{ mV} = 11.27 \text{ V} \geq 11.2 \text{ V}$$

D_1 is kept Discard.

10.

1	0	1	1	0	1	0	0	0	0
---	---	---	---	---	---	---	---	---	---

= 721

 D_0

$$721 \times 15.62 \text{ mV} = 11.26 \text{ V} \geq 11.2 \text{ V}$$

D_0 is kept Discard.