### **VLSI Design Flow: RTL To GDS (NPTEL Course)**

#### **Tutorial 8**

**Objective:** To understand how delay calculation and Static Timing Analysis (STA) are impacted by Technology Library and Constraints with the help of open-source tool OpenSTA

### **Requirements:**

• **OpenSTA**: The installation and how to run OpenSTA is described in Tutorial 7. Please refer to it if you do not have OpenSTA installed on your machine.

• Files:

o Design file: test.v

OpenSTA script file: test.tcl

o SDC file: test.sdc


Technology library: toy.lib

All the above files are available on the NPTEL website as study material for Week 8

#### **Concepts:**

From Lecture 21 (Library):

Non-linear Delay Model (NLDM)



From Lecture 25, 26 (Constraints):


- create\_clock: to create a clock reference for timing analysis
- set input delay: to specify the delay in input before reaching the given circuit
- set\_output\_delay: to model change in required time due to external circuit elements
- set\_input\_transition: to specify transition/slew at the input port
- set\_load: to specify load capacitance at the output port
- set\_clock\_uncertainty: to add pessimism to timing analysis

Experiment: Run OpenSTA and study the impact of library, delay, and constraints on STA

# From toy.lib:

	C=0.1ff	C=100ff
Tr=0.1ps	1	80
<i>Tr</i> =100 <i>ps</i>	4	200

## From small.v and small.sdc:



Expected Delay: 80 ps