

NAME : PRATHAMESH CHIKANKAR

BRANCH : CSE-(AI&ML)

ROLL NO. : AIML08

SUBJECT : MICROPROCESSOR

TOPIC : EXPERIMENT NO. 01

DATE OF SUBMISSION : 11/02/2022

Exp: No.1

Aim: Study of addition and subtraction arithmetic operations through various addressing modes.

Apparatus: 8086 Emulator, PC.

Theory: Addressing modes refer to the different methods of addressing the operands.

Addressing modes of 8086 are as follows:-

Immediate addressing mode:- In this mode, the operand is specified in the instruction itself. Instructions are longer but the operands are easily identified.

Example: MOV CL, 12H This instruction moves 12 immediately into CL register. $CL \leftarrow 12H$

Register addressing mode:- In this mode, operands are specified using registers. This addressing mode is normally preferred because the instructions are compact and fastest executing of all instruction forms. Registers may be used as source operands, destination operands or both.

Example: MOV AX, BX This instruction copies the contents of BX register into AX register. $AX \leftarrow BX$

Direct memory addressing mode:- In this mode, address of the operand is directly specified in the instruction. Here only the offset address is specified, the segment being indicated by the instruction.

Example: `MOV CL, [4321H]` This instruction moves data from location 4321H in the data segment into CL. The physical address is calculated as $DS * 10H + 4321$ Assume $DS = 5000H \therefore PA = 50000 + 4321 = 54321H \therefore CL \leftarrow [54321H]$

Register based indirect addressing mode:- In this mode, the effective address of the memory may be taken directly from one of the base register or index register specified by instruction. If register is SI, DI and BX then DS is by default segment register. If BP is used, then SS is by default segment register.

Example: `MOV CX, [BX]` This instruction moves a word from the address pointed by BX and BX + 1 in data segment into CL and CH respectively. $CL \leftarrow DS: [BX]$ and $CH \leftarrow DS: [BX + 1]$ Physical address can be calculated as $DS * 10H + BX$.

Register relative addressing mode:- In this mode, the operand address is calculated using one of the base registers and an 8 bit or a 16 bit displacement.

Example: `MOV CL, [BX + 04H]` This instruction moves a byte from the address pointed by BX + 4 in data segment to CL. $CL \leftarrow DS: [BX + 04H]$ Physical address can be calculated as $DS * 10H + BX + 4H$.

Base indexed addressing mode:- Here, operand address is calculated as base register plus an index register.

Example: `MOV CL, [BX + SI]` This instruction moves a byte from the address pointed by BX + SI in data segment to CL. $CL \leftarrow DS: [BX + SI]$ Physical address can be calculated as $DS * 10H + BX + SI$.

Relative based indexed addressing mode:- In this mode, the address of the operand is calculated as the sum of base register, index register and 8 bit or 16 bit displacement.

Example: `MOV CL, [BX + DI + 20]` This instruction moves a byte from the address pointed by $BX + DI + 20H$ in data segment to CL.
 $CL \leftarrow DS: [BX + DI + 20H]$ Physical address can be calculated as $DS * 10H + BX + DI + 20H$.

Implied addressing mode:- In this mode, the operands are implied and are hence not specified in the instruction. Example: `STC` This sets the carry flag.

Intra-segment Direct mode:- In this mode, the address to which the control is to be transferred lies in the same segment in which the control transfers instruction lies and appears directly in the instruction as an immediate displacement value. In this addressing mode, the displacement is computed relative to the content of the instruction pointer IP.

Example : `JMP SHORT LABEL(8-bit)`

Intra-segment Indirect mode:- In this mode, the displacement to which the control is to be transferred is in the same segment in which the control transfer instruction lies, but it is passed to the instruction directly. Here, the branch address is found as the content of a register or a memory location.

1.1: Program to add two 8-bit using immediate addressing mode
;Addition of two 8-bits numbers and result 8-bit using immediate addressing mode

.model small

.stack 100H

.data

firstnum equ 3AH ; equ is an assembler directive which equate

secondnum equ 25H

result equ 00H

.code

MOV AX,@data

MOV DS,AX

MOV AL,firstnum

MOV BL,secondnum

ADD AL,BL

MOV result,AL

MOV AH,4CH

INT 21H

end ; assembler directive

Result:

The screenshot shows the emu8086 assembler and emulator interface. The assembly code window displays the following program:

```
01 .model small
02 .stack 100h
03 .data
04 firstnum equ 30h
05 secondnum equ 25h
06
07 .code
08 mov ax,edata
09 mov ds,ax
10 mov al,firstnum
11 mov bl,secondnum
12 add al,bl
13 mov ah,4ch
14 int 21h
15 end
```

The registers window shows the state of the CPU registers:

Registers	H	L
AX	00	00
BX	00	00
CX	01	0F
DX	00	00
CS	0720	
IP	0000	
SS	0710	
SP	0100	
BP	0000	
SI	0000	
DI	0000	
DS	0700	
ES	0700	

The CPU window displays the assembly code and its corresponding machine code at address 0720:0000:

Address	OpCode	Mnemonic	Operands
0720:0000	B8 30	MOV AX,	007200h
0720:0002	20 032	STA DS, AX	03ah
0720:0004	B0 007	MOV AL,	03ah
0720:0006	02 5h	MOV BL,	025h
0720:0008	AD 01	ADD AL, BL	
0720:000A	4C 00	INT 21h	
0720:000C	30 058	NOP	
0720:000E	25 037	NOP	
0720:0010	02 002	NOP	
0720:0012	C3 195	RET	
0720:0014	B4 180	NOP	
0720:0016	4C 076	NOP	
0720:0018	00 005	NOP	
0720:001A	21 003	NOP	
0720:001C	99 144	NOP	
0720:001E	99 144	NOP	
0720:0020	99 144	NOP	
0720:0022	99 144	NOP	
0720:0024	99 144	NOP	
0720:0026	99 144	NOP	
0720:0028	99 144	NOP	
0720:002A	99 144	NOP	
0720:002C	99 144	NOP	
0720:002E	99 144	NOP	
0720:0030	99 144	NOP	
0720:0032	99 144	NOP	
0720:0034	99 144	NOP	
0720:0036	99 144	NOP	
0720:0038	99 144	NOP	
0720:003A	99 144	NOP	
0720:003C	99 144	NOP	
0720:003E	99 144	NOP	
0720:0040	99 144	NOP	
0720:0042	99 144	NOP	
0720:0044	99 144	NOP	
0720:0046	99 144	NOP	
0720:0048	99 144	NOP	
0720:004A	99 144	NOP	
0720:004C	99 144	NOP	
0720:004E	99 144	NOP	
0720:0050	99 144	NOP	
0720:0052	99 144	NOP	
0720:0054	99 144	NOP	
0720:0056	99 144	NOP	
0720:0058	99 144	NOP	
0720:005A	99 144	NOP	
0720:005C	99 144	NOP	
0720:005E	99 144	NOP	
0720:0060	99 144	NOP	
0720:0062	99 144	NOP	
0720:0064	99 144	NOP	
0720:0066	99 144	NOP	
0720:0068	99 144	NOP	
0720:006A	99 144	NOP	
0720:006C	99 144	NOP	
0720:006E	99 144	NOP	
0720:0070	99 144	NOP	
0720:0072	99 144	NOP	
0720:0074	99 144	NOP	
0720:0076	99 144	NOP	
0720:0078	99 144	NOP	
0720:007A	99 144	NOP	
0720:007C	99 144	NOP	
0720:007E	99 144	NOP	
0720:0080	99 144	NOP	
0720:0082	99 144	NOP	
0720:0084	99 144	NOP	
0720:0086	99 144	NOP	
0720:0088	99 144	NOP	
0720:008A	99 144	NOP	
0720:008C	99 144	NOP	
0720:008E	99 144	NOP	
0720:0090	99 144	NOP	
0720:0092	99 144	NOP	
0720:0094	99 144	NOP	
0720:0096	99 144	NOP	
0720:0098	99 144	NOP	
0720:009A	99 144	NOP	
0720:009C	99 144	NOP	
0720:009E	99 144	NOP	
0720:00A0	99 144	NOP	
0720:00A2	99 144	NOP	
0720:00A4	99 144	NOP	
0720:00A6	99 144	NOP	
0720:00A8	99 144	NOP	
0720:00AA	99 144	NOP	
0720:00AC	99 144	NOP	
0720:00AE	99 144	NOP	
0720:00B0	99 144	NOP	
0720:00B2	99 144	NOP	
0720:00B4	99 144	NOP	
0720:00B6	99 144	NOP	
0720:00B8	99 144	NOP	
0720:00BA	99 144	NOP	
0720:00BC	99 144	NOP	
0720:00BE	99 144	NOP	
0720:00C0	99 144	NOP	
0720:00C2	99 144	NOP	
0720:00C4	99 144	NOP	
0720:00C6	99 144	NOP	
0720:00C8	99 144	NOP	
0720:00CA	99 144	NOP	
0720:00CC	99 144	NOP	
0720:00CE	99 144	NOP	
0720:00D0	99 144	NOP	
0720:00D2	99 144	NOP	
0720:00D4	99 144	NOP	
0720:00D6	99 144	NOP	
0720:00D8	99 144	NOP	
0720:00DA	99 144	NOP	
0720:00DC	99 144	NOP	
0720:00DE	99 144	NOP	
0720:00E0	99 144	NOP	
0720:00E2	99 144	NOP	
0720:00E4	99 144	NOP	
0720:00E6	99 144	NOP	
0720:00E8	99 144	NOP	
0720:00EA	99 144	NOP	
0720:00EC	99 144	NOP	
0720:00EE	99 144	NOP	
0720:00F0	99 144	NOP	
0720:00F2	99 144	NOP	
0720:00F4	99 144	NOP	
0720:00F6	99 144	NOP	
0720:00F8	99 144	NOP	
0720:00FA	99 144	NOP	
0720:00FC	99 144	NOP	
0720:00FE	99 144	NOP	
0720:00F0	99 144	NOP	
0720:00F2	99 144	NOP	
0720:00F4	99 144	NOP	
0720:00F6	99 144	NOP	
0720:00F8	99 144	NOP	
0720:00FA	99 144	NOP	
0720:00FC	99 144	NOP	
0720:00FE	99 144	NOP	

The Random Access Memory window shows the memory dump starting at address 0720:0000.

1.2: Subtraction of two 16-bit numbers using direct addressing mode

;Program to subtract two 16-bit numbers using direct addressing mode

```
.model small
```

```
.stack 100H
```

```
.data
```

```
num1 dw 1234H ; dw is an assembler directive which is defining a word(16-bit)
```

```
num2 dw 5678H
```

```
result dw ?
```

```
.code
```

```
MOV AX,@data
```

```
MOV DS,AX
```

```
MOV AX,num1
```

```
SUB AX,num2
```


```
MOV result,AX
```

```
MOV AH,4CH
```

```
INT 21H
```

```
end
```

Result:



NAME : PRATHAMESH CHIKANKAR

BRANCH : CSE-(AI&ML)

ROLL NO. : AIML08

SUBJECT : MICROPROCESSOR

TOPIC : EXPERIMENT NO. 02

DATE OF SUBMISSION : 20/02/2022

Exp: No.2

Aim: Study of multiplication and division arithmetic operations for various data lengths.

Apparatus: 8086 Emulator, PC.

Theory:

MUL (8 and 16 bits multipliers)-

- >This is an unsigned multiplication instruction.
- >It will multiply the operand with the accumulator.
- >The result will be stored in the accumulator.
- >8-bit accumulator in AL.
- >16-bit accumulator in AX.
- >32-bit accumulator is a combination of DX and AX where DX is higher and AX lower.

Operand- Register, Memory Location

Eg.- 8 bit multiplication-

MUL BL ;AX<-ALxBL

16 bit multiplication-

MUL BX ;DX,AX<-AXxBX

IMUL-

- >This is a signed multiplication instruction.
- >It is used to multiply signed numbers.
- >The rest is the same as MUL.

DIV (8 and 16 bits divisor)-

- >This is an unsigned division instruction.
- >It will divide the accumulator by the operand(divisor).
- >The result will be stored in the accumulator.

Operand- Register, Memory location

Eg.- 16-bit / 8-bit division-

DIV BL ;Will perform AXxBL
;AL gets the quotient, AH gets the remainder

Eg.- 32-bit / 16-bit division-

DIV BX ;Will perform DX.AX / BX
;AX gets the quotient, DX gets the remainder

IDIV-

- >This is a signed division instruction.
- >It is used to divide signed numbers.
- >The rest is the same as DIV.

2.1: Multiplication of two 8-bit numbers

; Write assembly language program for 8086 microprocessor for multiplication of ; two 8 bits numbers, resulting in 16 bits with direct addressing modes.

```
.model small
```

```
.stack 100h
```

```
.data
```

```
num1 DB 09H
```

```
num2 DB 02H
```

```
.code
```

```
MOV AX,@data ;initialization of data segment
```

```
MOV DS,AX
```

```
MOV AL,num1
```

```
MOV BL,num2
```

```
MUL BL ; 16 bit result in ax
```

```
MOV DX,AX ; 16 bit result in dx
```

```
MOV AH,4CH
```

INT 21H

end

Result:

The screenshot shows the emu8086 assembly editor interface. The assembly code window contains the following program:

```

01 .model small
02 .stack 100h
03
04 .data
05 num1 DB 09H
06 num2 DB 02H
07
08 .code
09 MOU AX,@data ;initialization of data segment
10 MOU DS,AX
11
12 MOU AL,num1
13 MOU BL,num2
14 MUL BL ; 16 bit result in ax
15 MOU DX,AX ; 16 bit result in dx
16
17 MOU AH,4CH
18 INT 21H
19
20 end

```

The CPU Registers window shows the state of various registers:

	H	L
AX	00 00	07210: B8 184 3
BX	00 00	07211: 20 032 SPA
CX	01 24	07212: 07 007 BEEP
DX	00 00	07213: 00 000 R
CS	0721	07214: D8 216 T
IP	0000	07215: A0 160 F
SS	0710	07216: 00 000 NULL
SP	0100	07217: 00 000 NULL
BP	0000	07218: 80 138 E
SI	0000	07219: 01 030 A
DI	0000	0721A: 00 000 NULL
DS	0700	0721B: F0 246 ÷
ES	0700	0721C: 03 227 T

The memory dump window shows the contents of RAM starting at address 0721:0000:

Address	Value	Content
0721:0000	B8 20	MOU AX, [0721:0000]
0721:0001	07 8E	MOU DS, [0721:0000]
0721:0002	D8 A0	
0721:0003	00 00	
0721:0004	00 -8A	
0721:0005	1E 01	
0721:0006	00 00	
0721:0007	F6 E3	
0721:0008	80 D0	
0721:0009	1 -8A	
0721:000A	00 00	
0721:000B	00 00	
0721:000C	00 00	
0721:000D	00 00	
0721:000E	00 00	
0721:000F	00 00	
0721:0010	00 00	
0721:0011	00 00	
0721:0012	00 00	
0721:0013	00 00	
0721:0014	00 00	
0721:0015	00 00	
0721:0016	00 00	
0721:0017	00 00	
0721:0018	00 00	
0721:0019	00 00	
0721:001A	00 00	
0721:001B	00 00	
0721:001C	00 00	
0721:001D	00 00	
0721:001E	00 00	
0721:001F	00 00	
0721:0020	00 00	
0721:0021	00 00	
0721:0022	00 00	
0721:0023	00 00	
0721:0024	00 00	
0721:0025	00 00	
0721:0026	00 00	
0721:0027	00 00	
0721:0028	00 00	
0721:0029	00 00	
0721:002A	00 00	
0721:002B	00 00	
0721:002C	00 00	
0721:002D	00 00	
0721:002E	00 00	
0721:002F	00 00	
0721:0030	00 00	
0721:0031	00 00	
0721:0032	00 00	
0721:0033	00 00	
0721:0034	00 00	
0721:0035	00 00	
0721:0036	00 00	
0721:0037	00 00	
0721:0038	00 00	
0721:0039	00 00	
0721:003A	00 00	
0721:003B	00 00	
0721:003C	00 00	
0721:003D	00 00	
0721:003E	00 00	
0721:003F	00 00	
0721:0040	00 00	
0721:0041	00 00	
0721:0042	00 00	
0721:0043	00 00	
0721:0044	00 00	
0721:0045	00 00	
0721:0046	00 00	
0721:0047	00 00	
0721:0048	00 00	
0721:0049	00 00	
0721:004A	00 00	
0721:004B	00 00	
0721:004C	00 00	
0721:004D	00 00	
0721:004E	00 00	
0721:004F	00 00	
0721:0050	00 00	
0721:0051	00 00	
0721:0052	00 00	
0721:0053	00 00	
0721:0054	00 00	
0721:0055	00 00	
0721:0056	00 00	
0721:0057	00 00	
0721:0058	00 00	
0721:0059	00 00	
0721:005A	00 00	
0721:005B	00 00	
0721:005C	00 00	
0721:005D	00 00	
0721:005E	00 00	
0721:005F	00 00	
0721:0060	00 00	
0721:0061	00 00	
0721:0062	00 00	
0721:0063	00 00	
0721:0064	00 00	
0721:0065	00 00	
0721:0066	00 00	
0721:0067	00 00	
0721:0068	00 00	
0721:0069	00 00	
0721:006A	00 00	
0721:006B	00 00	
0721:006C	00 00	
0721:006D	00 00	
0721:006E	00 00	
0721:006F	00 00	
0721:0070	00 00	
0721:0071	00 00	
0721:0072	00 00	
0721:0073	00 00	
0721:0074	00 00	
0721:0075	00 00	
0721:0076	00 00	
0721:0077	00 00	
0721:0078	00 00	
0721:0079	00 00	
0721:007A	00 00	
0721:007B	00 00	
0721:007C	00 00	
0721:007D	00 00	
0721:007E	00 00	
0721:007F	00 00	
0721:0080	00 00	
0721:0081	00 00	
0721:0082	00 00	
0721:0083	00 00	
0721:0084	00 00	
0721:0085	00 00	
0721:0086	00 00	
0721:0087	00 00	
0721:0088	00 00	
0721:0089	00 00	
0721:008A	00 00	
0721:008B	00 00	
0721:008C	00 00	
0721:008D	00 00	
0721:008E	00 00	
0721:008F	00 00	
0721:0090	00 00	
0721:0091	00 00	
0721:0092	00 00	
0721:0093	00 00	
0721:0094	00 00	
0721:0095	00 00	
0721:0096	00 00	
0721:0097	00 00	
0721:0098	00 00	
0721:0099	00 00	
0721:009A	00 00	
0721:009B	00 00	
0721:009C	00 00	
0721:009D	00 00	
0721:009E	00 00	
0721:009F	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721:00A9	00 00	
0721:00A0	00 00	
0721:00A1	00 00	
0721:00A2	00 00	
0721:00A3	00 00	
0721:00A4	00 00	
0721:00A5	00 00	
0721:00A6	00 00	
0721:00A7	00 00	
0721:00A8	00 00	
0721		

2.2: Multiplication of two 16-bit numbers located at specified memory addresses.

; Write assembly language program for 8086 microprocessor for multiplication of ; two 16 bits numbers result 32 bits with direct addressing modes.

; 1000:2000=data1L
; 1000:2001=data1H
; 1000:2002=data2L
; 1000:2003=data2H
; 1000:2004= R0
; 1000:2005= R1
; 1000:2006= R2
; 1000:2007= R3

```
.model small
.stack 100h
.code
MOV AX,1000H ;initialization of data segment
MOV DS,AX

MOV AX,[2000H]
```

MUL WORD PTR [2002H]

MOV [2004H],AX

MOV [2006H],DX

MOV AH,4CH

INT 21H

end

Result:

2.3: Division a 16 bit number by 8 bit number

;Assembly language program to divide a 16 bit number by 8 bit number

.model small

.stack 100h

.data

dividend DW 0020H

divisor DB 06H

quotient DB ?

rem DB ?

.code

MOV AX,@data ;initialization of data segment

MOV DS,AX

MOV SI,OFFSET dividend

MOV AX,[SI] ;Reading 16-bit dividend into AX with base index addressing mode

DIV BYTE PTR [SI+2] ; dividing AX by divisor located at SI+2 in memory


MOV quotient,AL ; Storing quotient in memory

MOV rem,AH

MOV AH,4CH
INT 21H

end

Result:



2.4: Division a 32 bit number by 16 bit number

; Division a 32 bit number by 16 bit number

.model small

.stack 100h

.data

dividend_L DW 8888H

dividend_H DW 0022H

divisor dW 2222H

quotient DW ?

rem DW ?

.code

MOV AX,@data ;initialization of data segment

MOV DS,AX

MOV SI,OFFSET dividend_L

MOV AX,[SI] ; Moving LSB 16-bits of dividend from
memory to AX

MOV DX,[SI+2] ; Moving MSB 16-bits of dividend from
memory to DX

DIV WORD PTR [SI+4] ; Dividing DX:AX by divisor located at memory at SI+4

MOV quotient,AX ; Storing quotient in memory


MOV rem,DX

MOV AH,4CH

INT 21H

end

Result:





Name : Prathamesh Chikankar

Branch : CSE - (AI & ML)

Roll No. : AIML08

Subject : Microprocessor

Topic : Experiment No. 03

Sign : (Prathamesh)

14th March '22



Exp: No. 3

Aim: Assembly language programming for microprocessor 8086 for finding the largest and smallest numbers out of an array of Numbers.

Apparatus: 8086 Emulator, PC.

Theory:

Explain the following instruction:

1) JNC and JC

JNC: Jump if Not carry

Transfers execution control to address 'label' if CF=0.

JNC instruction transfers program control to the specified address if the carry flag is zero. Otherwise, executes continuous with the next instruction. No flags are affected by this instruction.

JC: Jump if carry

Transfers execution control to address 'label' if CF=1.

This instruction is used to jump the address as provided in instruction.

2) Loop Label

Jump to specified label if CX not equal to 0; and decrement CX.

Eg: MOV CX, 40H

BACK: MOV AL, BL

ADD AL, BL

!

MOV BL, AL

LOOP BACK ; DO CX ← CX - 1.

; GO TO BACK IF CX not equal to 0.



3.1 : Assembly language program to find the largest 16-bit number from the array of numbers stored in memory.

.model small

.stack 100h

.code

MOV AX, @data

MOV DS, AX ; initialization of segment data

LEA SI, words ; loading effective address of word series in SI

MOV CX, count ; Number of words in CX

DEC CX ; for count no. of words & comparison it will count -1.

MOV AX, [SI] ; reading data word from memory to AX

up: CMP AX, [SI+2] ; comparing word in AX with next word in memory

JNC down ; if carry flag = 0 then jump to down

MOV AX, [SI+2] ; If carry flag = 1 then move larger word to AX

down: INC SI

INC SI ; increment points by 2 for next word

LOOP UP ; If CX not equal to 0 then go for next comparison


MOV largest, AX ; Move largest no. to memory after data words.

MOV AH, 4ch

INT 21H

end

Result :



3.2: Assembly language program to find the smallest 16-bit number from the array of numbers stored in memory.

.model small

.stack 100h

.code

MOV AX, @data

MOV DS, AX ; initialization of data segment

LEA SI, words ; loading effective address of word series in SI

MOV CX, count ; Number of words in CX

DEC CX ; for count no. of words & comparison, count -1

MOV AX, [SI] ; loading data word from memory to AX

up: CMP AX, [SI+2] ; comparing word in AX with next word

JC down ; If carry flag = 1 then jump to down

MOV AX, [SI+2] ; if carry flag = 0, then move larger word to AX
down: INC SI

INC SI ; increment pointer by 2 for next word

LOOP up ; If CX not equal to 0 then go for next comparison


MOV largest, AX ; move largest no. to memory abt data words

MOV AH, 4ch

INT 21H

END

Result :





NAME: Prathamesh CHIKANKAR

Branch: CSE-(AI & ML)

ROLL NO. : AIML08

SUBJECT : MICROPROCESSOR

Topic : Experiment No. 04

Sign: Prathy

14th March '22

Exp: NO. 4

Aim: Assembly language programming for microprocessor 8086 to sort the numbers in ascending and descending order..

Apparatus: 8086 Emulator, PC.

Theory:

Explain the following assembler directives:

1. ORG - Origin

This directive indicates the assembler, that the next data/code should origin from the specified location.

e.g. ORG 1000H ; the code/data following should be stored at 1000H.

2. DB - Define Byte

This directive is used to initialize a variable as a byte (8-bit) variable. Hence the memory space allocated to such a variable is one byte.

for e.g. X DB \$.

This statement creates a byte variable named as X and the value initialized is \$.

3. DW - Define word or word

This directive is used to initialize a variable as a word (16-bit) variable. Hence the memory space allocated to such a variable is two bytes.

for e.g. X DW 5000H.

This statement creates a word variable named as X and the value initialized is 5000H.

4. EQU - Equate

EQU stands for EQUAL or EQUATE

It is used to assign a value to a variable or constant.

for e.g. X EQU 10.

5. EXTERN

The EXTRN directive provides the assembler with a name that is not defined in the current assembly. EXTRN is very similar to IMPORT, except that name is not imported if no reference to it is



formed in the current assembly.

6. END

This is placed at the end of a source and it acts as the last statement of a program.

7. ASSUME

This directive is used to give another name for segment registers. So as to make it easy to give the name.

Example: ASSUME CS: Code, DS: Data, SS: Stack

In above eg: DS - data indicates the assembly to associate the name of data segment with DS registers.

Similarly CS - code indicates the assembly to associate the name of code segment with CS registers.

8. ENDS

ENDS directive is used to indicate the end of segment.

Eg:-

DATA ENDS.



4.1: Assembly language program to sort the 16-bit numbers located in memory in ascending order.

.model small

.stack 100H

.data

num DW 1010H, 2000H, 9000H, 1200H, 0110H, 5000H, 2930H, 3912H, 1500H

count DW 0AH

.code

MOV AX, @data

MOV DS, AX

MOV DX, COUNT

DEC DX

OUTER-LOOP: LEA SI, num

MOV CX, COUNT

DEC CX

INNER-LOOP: MOV AX, [SI]

CMP AX, [SI+2]

JC Next

XCHG AX, [SI+2]

MOV [SI], AX

next: INC SI

INC SI

LOOP INNER-LOOP

DEC DX

JNZ OUTER-LOOP


MOV AH, 4CH

INT 21H

END

Result :

4.1:



4.2. Assembly language program to sort the 16-bit numbers located in memory in decreasing order.

.model small

.stack 100h

.data

num dw 1010H, 2000H, 4000H, 1200H, 0110H, 3200H, 2930H, 3912H, 1800H

count dw 0AH

.code

MOV AX, @data

MOV DS, AX

MOV DX, count

DEC DX

OUTER-LOOP : LEA SI, num

MOV CX, count

DEC CX ; our less result than no. of elements

INNER-LOOP : MOV AX, [SI]

CMP AX, [SI+2] ; compare consecutive location

JNC next

XCHG AX, [SI+2]

MOV [SI], AX

next : INC SI

INC SI

LOOP INNER-LOOP ; repeat for next consecutive memory location

DEC DX ; decrease outer counter

JNZ OUTER-LOOP ; repeat all comparison if counter is not zero.


MOV AH, 4CH ; terminate program

INT 21H

END ; end

Result :

4.2:



Name : Prathamesh Chankar

Branch : CSE - (AI & ML)

Roll No. : AIML08

Subject : Microprocessor

Topic : Experiment No. 05

Sign : Prathamesh

20th March '22



Exp: NO. 5

Aim: Assembly language programming for microprocessor 8086 to convert BCD number to Hexadecimal number and Hexadecimal number to BCD number.

Apparatus: 8086 Emulator, PC

Theory: Explain the following instruction, DAA with example.

DAA \Rightarrow Decimal adjustment for addition...

Mnemonic \Rightarrow DAA

Algorithm - If lower nibble of AL > 9 or AF = 1 then,

$$AL = AL + 06H, AF = 1$$

If AL > 9 FH or CF = 1 then,

$$AL = AL + 60H, CF = 1$$

Flags - It changes AF, CF, PF, ZF and SF

Address mode - implied addressing mode

Operation - $AL \leftarrow \text{sum in adjustment to packed BCD format}$

- This instruction is used to make sure that the result of adding two packed BCD numbers is adjusted to be a valid BCD number.

- It operates only on AL register.

- If number in the lower nibble of AL register after addition is greater than 9 or if the auxiliary carry flag is set add 6.

- If the higher nibble of AH is greater than 9 or if the carry flag is set then add 60H.

Example: If AL = 59H valid BCD, BL = 34H valid BCD

$$\begin{array}{r}
 \text{ADD AL, BL} \quad 01011001 \\
 + 00110100 \\
 \hline
 10001101
 \end{array}$$

8 0

AL = 8DH invalid BCD by addition of AL and BL

$$\begin{array}{r}
 \text{DAA} \rightarrow 10001101 \\
 00000110 \\
 \hline
 10010011
 \end{array}$$

9 3

$\therefore AL = 93H \text{ BCD}$

5.1.: Assembly language programming for microprocessor 8086 to
Convert BCD numbers to Hexadecimal numbers.

.model small

.stack 100H

.data

BCDNUM DB 12

HEXNUM DB ?

.code

MOV AX, @data

MOV DS, AX

MOV SI, OFFSET BCDNUM ; Initialize SI with memory offset BCDNUM

MOV DI, OFFSET HEXNUM ; Initialize DI with memory offset HEXNUM

MOV BL, [SI] ; Load data from memory to BL

AND BL, OFH ; BL=02 AND OFH with BL

MOV AL, [SI] ; Load data from memory to AL

AND AL, OFOH ; AL=010 AND OFH with AL

MOV BH, 0 CL, 04H ; Load CL with 4

ROR AL, CL ; AL=01 Rotate AL to right

MOV DL, 0AH ; Load DL with 0AH

MUL DL ; Multiply DL with AL

ADD AL, BL ; Add AL and BL

MOV [DI], AL ; Store AL into memory


MOV AH, 4CH

INT 21H

END ; Terminate the program

Result :

5.1:





5.2.: Assembly language programming for microprocessor 8086 to convert Hexadecimal number to BCD numbers.

.model small

.stack 100H

.data

HEXNUM DB 0AH

BCDNUM DW?

.code

MOV AX, @data

MOV DS, AX

MOV SI, OFFSET HEXNUM ; Initialize memory offset

MOV DI, OFFSET BCDNUM ; SI with BCD NUM

MOV BL, [SI] ; Load data from memory to BL

MOV DL, 00H ; To collect the carry bits generated in addition process

MOV AL, 00H

BACK: ADD AL, 1H ; Hexadecimal addn answers will come in AL

DAA ; Decimal addn answer is now in AL

JNC NEXT

INC DL

NEXT: DEC BL

JNE BACK

MOV [DI], AL

MOV [DI+1], DL


MOV AH, 4CH ; terminate

INT 21H

END ; terminate the program end

Result :

5.2:





Conclusion : Thus we have simulated the conversion of BCD numbers to Hexadecimal number and Hexadecimal numbers to BCD numbers.



Name : Prathamesh S. Chikankar

ROLL NO. : AIML08

YEAR | BRANCH : SE | CSE-(AI & ML)

SUBJECT | TOPIC : MP | ASSIGNMENT NO. 01

SIGNATURE : Prathyush

6th MARCH
2022



1. Explain the instruction pipelining features of 8086.

Give its advantages and its disadvantages.

- Ans:-
- Pipelining is a special feature of 8086 that increases the speed of the processor. In earlier processors, the process of fetching the instruction and executing them was one at a time or not overlapping. This made the execution unit wait until the instruction is fetched and also made the fetching unit wait when the instruction is under execution.
 - In 8086, pipelining refers to overlapping the process of fetching the instruction when the previous instruction is in execution. This is possible because of the prefetch queue.
 - 8086 has a 6 byte prefetch queue. The size of the queue is kept to be 6-byte so as to accommodate the largest instruction of 8086 which is of 6-byte.
 - As the name says, 8086 (BIU) fetches instruction into this queue prior to execution.
 - BIU fills in the queue, until the entire queue is full i.e. all six bytes are filled.
 - In case, of a branching instruction like jump or call, the sequence of execution of the program has to be changed. In such a condition, the instructions in the queue are of no use. These are to be removed from the queue and the process is called flushing the queue. The instructions are then to be filled in the queue from the target location or branching location.


• Advantage and disadvantage of pipelining

- As discussed earlier in this section, the main advantage of pipelining is that it increases the speed. This is because, the process of fetching instruction from the memory and the execution of the instruction overlapping. The BIU fetches the instruction & puts them in queue when execution unit executes previous instruction.

- The only disadvantage of pipelining is that there is requirement of extra hardware in the processor. There are some hardware units that are required for fitting the instruction as well as executing unit. These units are implemented doubly for both fitting unit as well as execute unit, thereby increasing initial cost of the processor.

2. Draw timing diagram for Read operation in maximum mode of 8086 microprocessor.


Ans:- fig. shows read cycle in a maximum mode of 8086. The cycle is identical to read cycle in 8086 in minimum mode of operation. The few differences we have those are as follows:



- 1) Status line $S_2 \bar{S}_0$ lines are taken into account. These lines are active for T_1 and T_2 cycle. After that they are inactive.
- 2) ALE, memory Read, I/O read, DT/R read, DEN are generated by 8288 bus controller. They aren't generated by MP directly.

Q. Draw timing diagram for write operation in maximum mode of 8086 microprocessor.

Ans:- WRITE CYCLE



-Write cycle of 8086 in maximum mode is again similar to write cycle in minimum mode.


4

Draw and explain flag registers of 8086 microprocessor.

Ans:-

- It is a set of flip-flops that gives the presence or absence of a particular attribute. The flip-flops together make a 16-bit register.

- Although there are only 9 flip-flops, but they are arranged in such a form so as to make a 16-bit register. Hence, 7 are unused while only 9 are used.



• Control flags!

Out of the nine flags of 8086, three are control flags that are used to control certain operation of the processor.

Three control flags are → the trap flag (TF)
→ interrupt flag (IF)
→ direction flag (DF)

1) The trap flag (TF): this flag is used for debugging a program. To see the stepwise execution of a program, this flag should be set to '1'.



$TF = '1'$ - single stepping on,

$TF = '0'$ - single stepping off

2) The interrupt flag (IF): 8086 has maskable as well as non-maskable interrupts. Interrupt enable flag is used to enable or disable the maskable interrupt i.e. INTR.

$IF = '1'$ - INTR enabled

$IF = '0'$ - INTR disabled

3) The Direct flag (DF): 8086 supports string instrn. These are a special type of instrn that can work on an entire array of data. $DF = '1'$ - UP, $DF = '0'$ - Down.

• Status flags: Thus

we have discussed three control flags, the remaining six are called as status flags or condition flags.

The six condition flags are:

↳ parity flag ↳ Auxiliary flag

↳ zero flag ↳ carry flag

↳ sign flag ↳ overflow flag.

1) The parity flag (PF): Refers to number of 1's in a data.

$PF = '1'$ - indicates that the lower byte has an even parity

$PF = '0'$ - indicates that the lower byte has odd parity.

2) The zero flag (ZF): This flag encodes whether the ALU result is zero or non-zero.

$ZF = '1'$ - indicates that the result is zero

$ZF = '0'$ - indicates that the result is non-zero.

3) The sign registry (SF): This flag is set, when MSB (most significant bit) of the result is 1.

$SF = '1'$ - MSB is 1 (-ve for signed operatn)

$SF = '0'$ - MSB is 0 (+ve for signed operatn)

4) The Auxiliary carry Flag (AF): Carry from lower digit to upper digit.



$AF = '1'$ = carry out from bit 3 on add or borrow into bit 3 on subtract.

$AF = '0'$ = no carry out from bit 3 on add or borrow into bit 3 on subtract.

5) the carry flag (CF) : also be called as a final carry.

$CF = '1'$ - indicates that there is carry generated by MSB,

$CF = '0'$ - no carry out from MSB.

6) the overflow flag (OF) : it indicates an overflow from the magnitude to the sign bit of result.

$OF = '1'$ - indicates overflow occurred in case it is signed operatn.

$OF = '0'$ - indicates that no overflow occurred.

- Hence, we can say for the following bit structure of data, the flags will be affected as indicated in the Table. 4.

D ₁₅	D ₁₄	D ₁₃	D ₁₂	D ₁₁	D ₁₀	D ₉	D ₈	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀

Table 4.

flag name	8-bit operatn	16-Bit operatn
Auxiliary carry	D ₃ to D ₄	D ₃ to D ₄
Carry	D ₇ to D ₈	D ₁₅ to D ₁₆
Overflow	D ₆ to D ₇	D ₁₄ to D ₁₅
Sign	Copy of D ₇	Copy of D ₁₅

5. Explain Memory Segmentation of 8086 microprocessor with its advantages..

- Ans:-
- 8086 has 20-bit address bus while the registers are of 16-bit. To access a memory location, we thus need to provide 20-bit address while the registers are 16-bit, this is made possible using segmentation.
 - Segmentation in 8086 refers to division of the 1MB




main memory into segments or blocks of 64KB each. This is done so as to access a segment of the memory using the 16-bit address or pointer registers.

- There are four registers that point to the beginning of a segment and are called as segment registers. They are:

1. The code Segment (CS) Registry
2. The stack Segment (SS) Registry
3. The Extra Segment (ES) Registry and
4. The Data Segment (DS) Registry.

- As per the names code Segment (CS) points to the beginning of specific segments. code segment (that stores the program or codes) stack segment (SS) points to the beginning of stack segment. Data Segment (DS) and Extra segment (ES) are used to point to data segments, wherein ES is used only during the string instruction execution.



Important points

- If non-overlapping, there can be 16 segments in all, each of 64KB (since, 1MB / 64KB = 16)
- But, the segments can overlap each other. Hence there can be many segments.
- A segment can begin at any location with the only condition that the



starting address must be a multiple of 10H.

- using segment override prefix, one can change the above default segment registry assignments.

Advantages of Segmentation:

- the most important advantage is that the programmes can access a memory that requires 20-bit address, by using 16-bit registry only.
- the programs, data and stack are stored in separate blocks in memory and hence the three are organized in modular fashion.
- it also helps in object oriented programming to store data of object.
- finally the sharing of data or passing of data from one program to another is easily possible due to segmentation.

6. Write a program to display message "SE ATM1" on IBM PC.
use INT 21H function, AH=09 with string of message at DS:DX
and terminated by "\$".

program :	.stack 100h
	.data
	msg DB 'SE ATM1\$'
	.code
MAIN PROC	
	MOV AX, @DATA
	MOV DS, AX
	LEA DX, msg
	MOV AH, 09H
	INT 21H
	END MAIN
	RET



7. Write an assembly language program to determine numbers of positive and negative numbers from a series of ten 8-bit signed numbers stored from 2000H : 3000H. Store the counts in consecutive locate in memory after data.

Program:

8.

Write a short note on string instruction of 8086 microprocessor.

Ans:-

- 8086 provides special instruction which performs some string related activities.
- We have five basic string operation, called primitive or string primitives. These primitives allow string to bytes or words to be operated on, one element (byte or word) at a time.
- String of upto four bytes may be manipulated with these instructions.
- Instructions are available to move, compare and scan for a value, as well as for moving string elements round from the accumulator.
- The five basic operation primitives (move, compare, scan, load and store), may appear in one of the following form:

1: opnd B

OR 2: opnd w.

The first and second form explicitly distinguishes B (byte) and w (word) operation respectively.

- The string instruction may have a:
 - source operand.
 - destination operand
 - or both (source & destination)
- It is assumed that source string besides in the current data.
- A destination string must be in the current extra segment.

REP	Repeat
REPE / REPE	Repeat while equal/zero
REPNE / REPNE	Repeat while not equal / not zero
Movsb / Movsw	Move byte or word string
Cmpsb / Cmpsw	Compare byte or word string
Scasb / Scasw	Scan byte or word string
Lodsb / Lodsw	Load byte or word string
Stosb / Stosw	Store byte or word string

String Instruction

- SI, DI, CX, AL/AX, DF, DF, ZF...

9. Differentiate between procedure and macros.

Difference:

	procedure	macro:
1	Accessed by CALL and RET mechanism during program execution.	Accessed by name given to macro when defined during assembly.
2	machine code for instruction only put in memory once.	Machine code generated for instruction each time called.
3	parameters are called passed in registers, memory location or stack.	parameters passed as part of statement which calls macro.
4	procedures uses stack	macro does not use stack
5	A procedure can be defined anywhere in program using the directives PROC and ENDP	A macro can be defined anywhere in program using the directives MACRO and ENDM.
6	procedure takes huge memory for CALL (3 bytes each time CALL is used) instruction	length of code is very huge if macro's are called for more number of times.

10. Explain the operation of the following instructions:

- a. PUSHF b. LOOP c. JNZ address
- d. XCHG e. CLD f. NOP

Ans:-

a. PUSHF

- push value of flag register into stack and decrement the stack value pointer by 2.

Eg: PUSHF ; SS:[SP-1] ← FlagH, SS:[SP-2] ← FlagL, SP ← SP-2

b. LOOP

- Jump to specified label if CX not equal to 0; and decrement CX.



Eg: MOV CX, 40H

MOV AL, BL

ADD AL, BL

:

MOV BL, AL

LOOP BACK ; DO CX ← CX - 1

; GO TO BACK IF CX NOT EQUAL TO 0.

C JNZ address

- Transfer execution control to address 'Label', if ZF = 0 then jump.

d. XCHG

- Exchange: source and destination

source - registers, memory location

destination - registers, memory location

But here both operands cannot be memory location.

Eg: XCHG CX, BX ; CX ↔ BX

XCHG BL, CH ; BL ↔ CH

e. CLD

- clears direction flag, no other flags are affected.

f. NOP

- NO operation performed while executing

- 8086 requires 3T-states for two instruction

- Insert time delays, and can also be used while debugging.