# CSE460: VLSI Design

Lecture 2

Review of digital logic design

#### Background

- Logic gates (AND, OR, NOT, XOR, etc.)
- Boolean algebra
- Truth tables
- Logic functions
- Logic function synthesis by
  - Sum of Products (SOP)
  - Product of Sums (POS)
  - o K-maps
- Logic blocks (MUX, DEMUX)
- Sequential elements (Latch, Flip-flop)

## Logic gates



#### AND

A	В	Output		
0	0	0		
0	1	0		
1	0	0		
1	1	1		



#### NAND

A	В	Output
0	0	1
0	1	1
1	0	1
1	1	0



#### OR

A	В	Output
0	0	0
0	1	1
1	0	1
1	1	1



#### NOR

A	В	Output
0	0	1
0	1	0
1	0	0
1	1	0



#### XOR

A B		Output
0	0	0
0	1	1
1	0	1
1	1	0



#### **XNOR**


A B		Output
0	0	1
0	1	0
1	0	0
1	1	1



#### NOT

Input	Output 1	
0		
1	0	

### Generalized n-input logic gates



### Axioms of Boolean Algebra

- 1a.  $0 \cdot 0 = 0$
- 1b. 1 + 1 = 1
- 2a. 1 · 1 = 1
- 2b.0+0=0
- 3a.  $0 \cdot 1 = 1 \cdot 0 = 0$
- 3b. 1 + 0 = 0 + 1 = 1
- 4a. If x = 0, then  $\overline{x}' = 1$
- 4b. If x = 1, then  $\overline{x}' = 0$

## Boolean Algebra - Single Variable Theorems

- 5a.  $x \cdot 0 = 0$
- 5b. x + 1 = 1
- 6a.  $x \cdot 1 = x$
- 6b. x + 0 = x
- $\bullet$  7a.  $x \cdot x = x$
- 7b. x + x = x
- 8a.  $x \cdot \overline{x}' = 0$
- 8b.  $x + \overline{x}' = 1$
- 9.  $(\overline{X})' = X$

### Boolean Algebra - Two Variable Properties

10a.  $x \cdot y = y \cdot x$ 10b. x + y = y + xCommutative 11a.  $x \cdot (y \cdot z) = (x \cdot y) \cdot z$  Associative 11b. x + (y + z) = (x + y) + z12a.  $x \cdot (y + z) = x \cdot y + x \cdot z$ 12b.  $x + y \cdot z = (x + y) \cdot (x + z)$ Distributive 13a.  $x + x \cdot y = x$  Absorption 13b.  $x \cdot (x + y) = x$ • 14a.  $x \cdot y + x \cdot \overline{y}' = x$ • 14b.  $(x + y) \cdot (x + \overline{y}') = x$ Combining

### Boolean Algebra - Two & Three Variable Properties

- 15a. (x · y)' = x' + y'
   DeMorgan's theorem
   15b. (x + y)' = x' · y'
- 16a.  $x + x' \cdot y = x + y$
- 16b.  $x \cdot (x + y) = x \cdot y$
- 17a. x · y + y · z + x' · z = x · y + x' · z Consensus
- 17b.  $(x + y) \cdot (y + z) \cdot (x' + z) = (x + y) \cdot (x' + z)$


## Logic Function Synthesis - Three variable SOP & POS


#### Function synthesis from truth table

Row number	<i>x</i> <sub>1</sub>	$x_2$	$x_3$	Minterm	Maxterm
0 1 2 3 4 5 6 7	0 0 0 0 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0	$m_0 = \bar{x}_1 \bar{x}_2 \bar{x}_3$ $m_1 = \bar{x}_1 \bar{x}_2 x_3$ $m_2 = \bar{x}_1 x_2 \bar{x}_3$ $m_3 = \bar{x}_1 x_2 x_3$ $m_4 = x_1 \bar{x}_2 \bar{x}_3$ $m_5 = x_1 \bar{x}_2 x_3$ $m_6 = x_1 x_2 \bar{x}_3$ $m_7 = x_1 x_2 x_3$	$M_0 = x_1 + x_2 + x_3$ $M_1 = x_1 + x_2 + \bar{x}_3$ $M_2 = x_1 + \bar{x}_2 + x_3$ $M_3 = x_1 + \bar{x}_2 + \bar{x}_3$ $M_4 = \bar{x}_1 + x_2 + x_3$ $M_5 = \bar{x}_1 + x_2 + \bar{x}_3$ $M_6 = \bar{x}_1 + \bar{x}_2 + x_3$ $M_7 = \bar{x}_1 + \bar{x}_2 + \bar{x}_3$


### Logic Function Synthesis - 2/3/4 variable k-map


Function synthesis using k-maps





$x_1$	$x_2$	$x_3$	
0	0	0	$m_0$
0	0	1	$m_1$
0	1	0	$m_2$
0	1	1	$m_3$
1	0	0	$m_4$
1	0	1	$m_5$
1	1	0	$m_6$
1	1	1	$m_7$





### Logic Function Synthesis - 2/3/4 variable k-map


#### Function synthesis using k-maps

- No zeros allowed.
- 2. No diagonals.
- 3. Only power of 2 number of cells in each group.  $(2^0=1, 2^1=2, 2^2=4, 2^3=8, \text{ etc.})$
- 4. Groups should be as large as possible.
- 5. Every 1 must be in at least one group.
- Overlapping allowed.
- 7. Wrap around allowed.
- 8. Fewest number of groups possible.

Visit: <a href="http://www.ee.surrey.ac.uk/Projects/Labview/minimisation/karrules.html">http://www.ee.surrey.ac.uk/Projects/Labview/minimisation/karrules.html</a>


### Multiplexer

• Multiple inputs, single output. Output is chosen by selector pin/s



#### D Latch

- Level sensitive element
- A positive level triggered D latch
  - o copies D to output Q, if Clock=1, else preserves the previous output
- A negative level triggered D latch
  - o copies D to output Q, if Clock=0, else preserves the previous output



Graphical symbol


	$t_1$	$t_2$	$t_3$	$t_4$
Clk				
D		<b>—</b>		
Q	_ '	I	I	I

Clk	D	Q(t+1)
0 1 1	X 0	Q(t) 0
1 1	0	0

Characteristic table

#### **D** Latch

- Level sensitive element
- A positive level triggered D latch
  - copies D to output Q, if Clock=1, else preserves the previous output
- A negative level triggered D latch
  - o copies D to output Q, if Clock=0, else preserves the previous output



Graphical symbol


	$t_1$	$t_2$	$t_3$	$t_4$
Clk				
D				
Q				
	,	,	,	Time


Clk	D	Q(t+1)
0	x 0	Q(t)
1	1	1

Characteristic table

### D Flip-flop


• Edge sensitive element









- Sets Q=D at all positive edges (rising edges) of the clock, retains the old value of Q otherwise
- A negative edge triggered D flip-flop
  - Sets Q=D at all negative edges (falling edges) of the clock, retains the old value of Q otherwise








Graphical symbol


### Building D Flip-flops using D Latches

By cascading a positive level triggered D latch and a negative level triggered
 D latch we can build a negative edge triggered D flip-flop




### Building D Flip-flops using D Latches

By cascading a positive level triggered D latch and a negative level triggered
 D latch we can build a negative edge triggered D flip-flop



#### Level triggered vs. Edge triggered

- In level triggered elements
  - output is affected by the clock levels (high/low)
- In edge triggered elements
  - output is affected by the clock edges (positive edge/negative edge) (rising edge/falling edge)



#### Slide references

- 1. <a href="https://instrumentationtools.com/logic-gates/">https://instrumentationtools.com/logic-gates/</a>
- Stephen Brown & Zvonko Vranesic Fundamentals of Digital Logic with Verilog Design

Thank you!