Total No. of Questions : 4]	26	SEAT No. :	
P8498		[Total No. of Pages :	-

Oct.-22/BE/Insem-91

		B.E. (E & TC) (Semester - VII)		
		VLSI DESIGN AND TECHNOLOGY		
		(2019 Pattern) (404182)		
Time	:1	[Max. Marks	: 30	
Instr	uct	tions to the candidates:		
	1)	Attempt Q. No. 1 or Q. No. 2 and Q. No. 3 or Q. No. 4.		
	<i>2</i>)	Neat diagrams must be drawn wherever necessary.		
	<i>3</i>)	Figures to the right indicate full marks.		
	<i>4</i>)	Assume suitable data, if necessary.		
		26.		
<i>Q1</i>)	a)	What is meant by concurrent and sequential statements in VHDL? Description		
		with two examples of each.	[5]	
	b)			
		two example of each.	[5]	
	c)	Write VHDL code for 4:1 Mux using behavioral modeling style.	[5]	
		QR	9	
Q 2)	a)	Write VHDL Code for full adder and its test bench.	[10]	
	b) Explain in brief different modeling styles supported by VHDL.			
<i>Q</i> 3)	a)	What is Clock Skew? What are techniques to minimize it?	[5]	
2-7	b) Draw state diagram and write VHDL code and its test bench for sequence			
	0)	detector 101.	[10]	
		OR OR		
Q4)	a)	What is meant by Meta-stability? Explain any one solution in detail.	[5]	
۷.)	b)	Explain clock Distribution Techniques in detail.	[5]	
	c)	Write Short note on Power Optimization.	[5]	
		∇ ∇ ∇ ∇ $\mathcal{S}^{\mathcal{N}}$		

