EE60032: Analog Signal Processing




Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in

Department of Electrical Engineering

Indian Institute of Technology, Kharagpur

West Bengal, India



Phase locked Loop (PLL)

What is PLL?


PLL is a negative feedback system that compares the output phase with input reference


Phase. i.e., Pout = Pin. @ what is the purepose?


It phases are same, frequencies are same.


$$f = \frac{d\Phi}{dt}$$
; $\frac{d\Phi_{out}}{dt} = \frac{d\Phi_{in}}{dt} \Rightarrow f_{out} = f_{in}$.

- Why do we need PLL?
 - · An oscillator with a stable frequency is difficult to get.
 - · Crystal oscillators are costly, but offers a stable frequency, at low range.
 - · It fout + fin and/or fout1, fout2, fout3 --- + fin, then you need a PLL.
- Applications:
 - · Frequency synthesis · clock recovery
- Block Diagram:









Static Characteristic of PD.

@ Generalised expression :-


PLL waveforms under Locked Condition


1) VCO:-

of If win= 01, then wout= w, under locked condition.

$$v_i = \frac{\omega_1 - \omega_0}{kvco}$$

So,
$$\Delta \phi_0 = \frac{\omega_1 - \omega_0}{\text{Kvco KPD}}$$





(a) Waveforms in a PLL in locked condition; (b) calculation of phase error.

Observations :-

- 1) To minimise phase error, Kreo, KpD must be high.
- 2) Phase error can't be zero, on for $\omega_1 \pm \omega_0$.
- 3) Phase error varies with input frequency

EE60032: Analog Signal Processing



Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in


Department of Electrical Engineering

Indian Institute of Technology, Kharagpur

West Bengal, India

Process of Locking/Capturing


- When a phase step is given, the phase detector accumulates the phase difference and changes
 V_{control}
- 2. VCO changes the frequency to vary phase. $oldsymbol{arphi} = \int oldsymbol{\omega}_{out} dt$
- 3. Once phase error reduces, the input frequency gets equal with output frequency and the loop becomes locked again.



Response of a PLL to a phase step.

Process of Locking/capturing

- When a small frequency step is given, the phase detector accumulates the phase difference and changes V_{control}
- 2. VCO changes the frequency to vary phase. $oldsymbol{arphi} = \int \omega_{out} dt$
- 3. Once frequency error reduces, the PD produces narrower pulse and V_{cont} settles to a new value to track the new input frequency gets equal with output frequency and the loop becomes locked again.




Response of a PLL to a small frequency step.

Dynamics of PLL


Negative feedback system compares ϕ_{out} with ϕ_{in} .

$$H(s)|_{\text{open}} = \frac{\Phi_{out}}{\Phi_{in}}(s)|_{\text{open}}$$

$$= K_{PD} \cdot \frac{1}{1 + \frac{s}{\omega_{LPF}}} \cdot \frac{K_{VCO}}{s} \quad \Phi_{\text{in}} \circ \begin{array}{c} \bullet \\ \bullet \\ \bullet \end{array}$$



Linear model of type I PLL.



Bode plots of type I PLL.

- To minimise the phase error, K_{PD} and K_{VCO} should be high, but stability degrades.
- Pushing ω_{LPF} to high frequency may improve stability; however, it introduces more ripple in V_{cont} and introduces jitter in ω_{OUT}.
- Since the loop gain contains one pole at origin, it is called Type-1 PLL.

$$\omega = \frac{d\varphi}{dt} \text{ and } \varphi = \int \omega dt$$

$$\Delta \varphi = \frac{\Delta \omega}{s}$$

$$K_{VCO} = \frac{\Delta \omega_{out}}{\Delta V_{cont}} = \frac{\Delta \varphi_{out} \cdot s}{\Delta V_{cont}}$$

$$\frac{\Delta \varphi_{out}}{\Delta V_{cont}} = \frac{K_{VCO}}{s}$$

Dynamics of PLL

$$H(s)|_{\text{closed}} = \frac{K_{PD}K_{VCO}}{\frac{s^2}{\omega_{LPF}} + s + K_{PD}K_{VCO}}$$
$$= \frac{K_{PD}K_{VCO}\omega_{LPF}}{s^2 + s\omega_{LPF} + K_{PD}K_{VCO}\omega_{LPF}}$$

$$\Phi_{\text{in}} \circ \begin{array}{c} & \downarrow \\ \\ & \downarrow \\ \\ & \downarrow \\ &$$

$$H(s) = \frac{\omega_n^2}{s^2 + 2\zeta \omega_n s + \omega_n^2}$$

$$\omega_n = \sqrt{\omega_{LPF} K_{PD} K_{VCO}}$$

$$\zeta = \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD} K_{VCO}}}$$

$$s_{1,2} = -\zeta \omega_n \pm \sqrt{(\zeta^2 - 1)\omega_n^2}$$
$$= (-\zeta \pm \sqrt{\zeta^2 - 1})\omega_n$$

- 1. If ω_{in} changes very slowly, s \rightarrow 0, then ω_{out} tracks ω_{in} .
- 2. If $\zeta > 1$. poles are real and overdamped response
- 3. If ζ < 1. poles are complex and underdamped response
- 4. If $\zeta = 1$. critically damped response


Dynamics of PLL

$$H(s) = \frac{\omega_n^2}{s^2 + 2\zeta \omega_n s + \omega_n^2}$$

$$\omega_n = \sqrt{\omega_{LPF} K_{PD} K_{VCO}}$$
$$\zeta = \frac{1}{2} \sqrt{\frac{\omega_{LPF}}{K_{PD} K_{VCO}}}$$

$$s_{1,2} = -\zeta \omega_n \pm \sqrt{(\zeta^2 - 1)\omega_n^2}$$
$$= (-\zeta \pm \sqrt{\zeta^2 - 1})\omega_n$$

$$\zeta \omega_n = \frac{1}{2} \omega_{LPF}$$




Underdamped response of PLL to a frequency step.

- 1. Settling speed of PLL is an important parameter. Maximizing ζ · ω n decreases settling time.
- 2. To maximize $\zeta \cdot \omega_n$, ω_{LPF} has to be increased and it increases ripple of V_{cont} , ω_{OUT} drifts.
- 3. If $\zeta \cdot \omega_n$ is decreased, PLL takes longer time to settle, a lower value of ω_{LPF} reduces ripple in V_{cont} , but stability decreases.
- 4. Trade-offs exist between settling time, ripple in V_{cont} and stability.

Lock-range and capture-range of PLL

- 1. Lock range: When PLL is in locked condition, the lock-range represents the range of frequencies for which the PLL maintains the locked condition.
- Capture range: When PLL is unlocked condition, the capture-range is the range of input frequencies within which an initially unlocked loop will get locked with an input frequency.
- 3. Capture range is smaller than lock-range.



Lock and capture processes of PLL

EE60032: Analog Signal Processing




Dr. Ashis Maity Assistant Professor

Email: ashis@ee.iitkgp.ac.in


Department of Electrical Engineering

Indian Institute of Technology, Kharagpur

West Bengal, India




An oscillator is a BADLY designed negative feedback amplifier.



It for s = 100sc,

$$\beta(i\omega_{ose})H(i\omega_{ose})=-1,$$





To get a sustained oscillation, the loop gain should then Vout (5) = 0. be slightly greater than unity

A negative feedback system will oscillate, if |H(jwesc)B(jwosc)|≥1. LH (j ωose) B (jωose) = 180°


This is called as "Barkhausen Criteria".

- o This condisions are necessary but not sufficient.
- To get a rustained oscillation across pur variation, the loop gain should be at least hoice or thrice.
- · Different views of oscillatory feedback system &-





Wein Bridge Oscillator :- produce a sinusoidal waveform.



Loop gain =
$$(1 + \frac{R_3}{R_4})$$
 $\frac{\frac{R_2}{(1 + SC_2R_2)}}{\frac{R_2}{1 + SC_2R_2} + \frac{(1 + SR_1G)}{SC_4}}$

Assuming
$$R_1 = R_2 = R_0$$
 $Q = C_2 = C$.

$$= \left(1 + \frac{R_3}{R_4}\right) \frac{R/(1 + SRC)}{\frac{R}{1 + SRC} + \frac{1 + SRC}{SC}}$$


$$= \left(1 + \frac{R_3}{R_4}\right) \frac{1}{3 + SRC + \frac{1}{5RC}}$$

To get a sustained oscillation, the phase-shift across the loop should be 0°, or 360°.


To meet the gain criteria,
$$(1+\frac{R_3}{R_4})\frac{1}{3}=1.$$
 $\Rightarrow \left[R_3=2R_4\right]$

Note: - a At very low frequency, the feedback loop is broken, not a positive feedback system.


- · At Wose, it only becomes a positive feedback system.
- . There is no imput to the ext. How do we get off. ?



Connect odd number of invertexs in the ring.



Steady state response.



to is the delay of inverter.


* If there is no noise, then $\forall x = \forall y = \forall z = \forall trip$.

no oscillation.

With noise, this state will be disturbed and oscillation will be growing.

Verip

where N = odd no.




Wout = ωo + kvco. Vcons.

$$kvco = \frac{ωout - ωo}{Vcons}.$$

$$(ω_2 - ω_0) → linear turning range.$$

Implementation of VCO:

A current-storved inverter delay is controlled by a the bias current.




Inverter trip voltage = Vtrip.

- 1) when Vo is charging from 104-to-high, the next stage will trip from high-to-low, once the vo reaches Vtrip.
- 2) Similarly, when vo is discharging from high-to-low, the next stage with trip from low-to-high, once vo reaches to (VDD-V+rip) from VDD.

$$t_{PHL} = \frac{C_{P} \times (V_{DD} - V_{trip})}{I_{sink}}$$

It I source = I sink, = I bias, then
$$tp = \frac{tpHL + bPLH}{2} = \frac{cp \, V_{DD}}{2 \, loian}$$

It I bias = $f(V_{control})$, then $tp = f(V_{control})$



Ibias can be generated from a Voltage-to-current converter.

