# 1. Description


## 1.1. Project

Project Name	trial_software
Board Name	NUCLEO-H743ZI
Generated with:	STM32CubeMX 4.27.0
Date	01/29/2019

## 1.2. MCU

MCU Series	STM32H7
MCU Line	STM32H743/753
MCU name	STM32H743ZITx
MCU Package	LQFP144
MCU Pin number	144

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)		. ,	
6	VBAT	Power		
7	PC13	I/O	RTC_TS	
8	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
16	VSS	Power		
17	VDD	Power		
18	PF6	I/O	ADC3_INP8	
23	PH0-OSC_IN	I/O	RCC_OSC_IN	
24	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
27	PC1	I/O	ETH_MDC	
30	VDD	Power		
31	VSSA	Power		
33	VDDA	Power		
35	PA1	I/O	ETH_REF_CLK	
36	PA2	I/O	ETH_MDIO	
38	VSS	Power		
39	VDD	Power		
40	PA4	I/O	DAC1_OUT1	
41	PA5	I/O	SPI1_SCK	
42	PA6	I/O	SPI1_MISO	
43	PA7	I/O	ETH_CRS_DV	
44	PC4	I/O	ETH_RXD0	
45	PC5	I/O	ETH_RXD1	
46	PB0	I/O	ADC2_INP9	
50	PF12	I/O	ADC1_INP6	
51	VSS	Power		
52	VDD	Power		
61	VSS	Power		
62	VDD	Power		
69	PB10	I/O	USART3_TX	
70	PB11	I/O	ETH_TX_EN	
71	VCAP1	Power		
72	VDD	Power		
73	PB12	I/O	ETH_TXD0	
74	PB13	I/O	ETH_TXD1	

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
75	PB14 *	I/O	GPIO_Output	
78	PD9	I/O	USART3_RX	
79	PD10	I/O	USART3_CK	
83	VSS	Power		
84	VDD	Power		
94	VSS	Power		
95	VDD33_USB	Power		
106	VCAP2	Power		
107	VSS	Power		
108	VDD	Power		
120	VSS	Power		
121	VDD	Power		
130	VSS	Power		
131	VDD	Power		
136	PB6	I/O	I2C1_SCL	
137	PB7 *	I/O	GPIO_Output	
138	воото	Boot		
140	PB9	I/O	I2C1_SDA	
143	PDR_ON	Reset		
144	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



Page 5

# **5.** *IPs and Middleware Configuration* **5.**1. ADC1

mode: IN6

## 5.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Dual interleaved mode only \*

DMA Access Mode DMA access mode enabled

Delay between 2 sampling phases 1,5 Cycle

ADC\_Settings:

Clock Prescaler Asynchronous clock mode divided by 6

Resolution ADC 12-bit resolution \*

Scan Conversion Mode Disabled

Continuous Conversion Mode Enabled \*

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Enabled \*

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data overwritten \*

Boost Mode Enabled

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Left Bit Shift No bit shift

Enable Regular Oversampling Disable

Number Of Conversion 1

External Trigger Conversion Source Timer 3 Trigger Out event \*

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 6
Sampling Time 1.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

### **Analog Watchdog 3:**

Enable Analog WatchDog3 Mode false

## 5.2. ADC2

mode: IN9

### 5.2.1. Parameter Settings:

#### ADCs\_Common\_Settings:

Mode Dual interleaved mode only \*

DMA Access Mode DMA access mode enabled

Delay between 2 sampling phases 1,5 Cycle

ADC\_Settings:

Clock Prescaler Asynchronous clock mode divided by 6

Resolution ADC 16-bit resolution

Scan Conversion Mode Disabled
Continuous Conversion Mode Enabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Boost Mode Enabled

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular ConversionsEnableLeft Bit ShiftNo bit shiftEnable Regular OversamplingDisableNumber Of Conversion1Rank1

Channel Channel 9
Sampling Time 1.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode

false

## 5.3. ADC3

mode: IN8

#### 5.3.1. Parameter Settings:

ADC\_Settings:

Clock Prescaler Asynchronous clock mode divided by 6

Resolution ADC 16-bit resolution

Scan Conversion Mode Disabled

Continuous Conversion Mode Enabled \*

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Enabled \*

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Boost Mode Enabled

Conversion Data Management Mode DMA Circular Mode \*

Low Power Auto Wait Disabled

ADC\_Regular\_ConversionMode:

Enable Regular Conversions Enable

Left Bit Shift No bit shift

Enable Regular Oversampling Disable

Number Of Conversion 1

External Trigger Conversion Source Timer 3 Trigger Out event \*

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 8
Sampling Time 1.5 Cycles
Offset Number No offset

ADC\_Injected\_ConversionMode:

Enable Injected Conversions Disable

**Analog Watchdog 1:** 

Enable Analog WatchDog1 Mode false

**Analog Watchdog 2:** 

Enable Analog WatchDog2 Mode false

**Analog Watchdog 3:** 

Enable Analog WatchDog3 Mode false

5.4. CRC

mode: Activated

5.4.1. Parameter Settings:

**Basic Parameters:** 

Default Polynomial State Enable

Default Init Value State Enable

**Advanced Parameters:** 

Input Data Inversion Mode None
Output Data Inversion Mode Disable
Input Data Format Bytes

5.5. DAC1

**OUT1 mode: Connected to external pin only** 

5.5.1. Parameter Settings:

**DAC Out1 Settings:** 

Output Buffer Enable

Trigger Out event \*
Wave generation mode Triangle wave generation \*

Maximum Triangle Amplitude 1

User Trimming Factory trimming

Sample And Hold Sampleandhold Disable

5.6. ETH

Mode: RMII

5.6.1. Parameter Settings:

**General: Ethernet Configuration:** 

Warning The ETH can work only when RAM is pointing at 0x24000000

Note PHY Driver must be configured from the LwIP 'Platform Settings' top right tab

Ethernet MAC Address 00:02:00:00:00:00 \*

Tx Descriptor Length 4

First Tx Descriptor Address 0x30040060 \*

Rx Descriptor Length 4

First Rx Descriptor Address 0x30040000 \*
Rx Buffers Address 0x30040200 \*

Rx Buffers Length 1524

## 5.7. I2C1

12C: 12C

## 5.7.1. Parameter Settings:

## **Timing configuration:**

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing 0x10C0ECFF \*

#### **Slave Features:**

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0

#### 5.8. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

Low Speed Clock (LSE): BYPASS Clock Source

## 5.8.1. Parameter Settings:

#### **RCC Parameters:**

TIM Prescaler Selection Disabled
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000
CSI Calibration Value 16
HSI Calibration Value 16

**System Parameters:** 

VDD voltage (V) 3.3

Flash Latency(WS) 2 WS (3 CPU cycle)

**Power Parameters:** 

Power Regulatror Voltage Scale Power Regulator Voltage Scale 1

**PLL range Parameters:** 

PLL1 clock Input range

PLL2 input frequency range

Between 8 and 16 MHz

PLL1 clock Output range

Wide VCO range

PLL2 clock Output range

MEDIUM VCO range

PLL Fractional Part 0
PLL2 Fractional Part 0

## 5.9. RTC

mode: Activate Clock Source

mode: Activate Calendar

mode: Timestamp

5.9.1. Parameter Settings:

#### General:

Hour Format Hourformat 24

Asynchronous Predivider value 127 Synchronous Predivider value 255

**Calendar Time:** 

Data Format BCD data format

 Hours
 0

 Minutes
 0

 Seconds
 0

Day Light Saving: value of hour adjustment Daylightsaving None Store Operation Storeoperation Reset

**Calendar Date:** 

Week Day Monday
Month January
Date 1
Year 0

**Time Stamp:** 

Time Stamp Pin Edge Time Stamp occurs on the Rising edge

## 5.10. SPI1

Mode: Receive Only Master 5.10.1. Parameter Settings:

#### **Basic Parameters:**

Frame Format Motorola

Data Size 4 Bits

First Bit MSB First

**Clock Parameters:** 

Prescaler (for Baud Rate) 8 \*

Baud Rate 50.0 MBits/s \*

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

**Advanced Parameters:** 

CRC Calculation Disabled

NSSP Mode Enabled

NSS Signal Type Software

Fifo Threshold 01 Data

Tx Crc Initialization Pattern

Rx Crc Initialization Pattern

All Zero Pattern

All Zero Pattern

Nss Polarity

Nss Polarity Low

Master Ss Idleness00 CycleMaster Inter Data Idleness00 CycleMaster Receiver Auto SuspDisable

Master Keep Io State Disable

IO Swap Disabled

## 5.11. SYS

**Timebase Source: TIM1** 

## 5.12. TIM3

Clock Source: Internal Clock 5.12.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 0

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

## 5.13. TIM5

Clock Source: Internal Clock 5.13.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)

Counter Mode

Counter Period (AutoReload Register - 32 bits value)

Internal Clock Division (CKD)

Auto-reload preload

No Division

Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Update Event \*

## 5.14. USART3

Mode: Synchronous Master 5.14.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Nss Software management

Prescaler clock /1
Slave Mode Disable

Fifo Mode Disable

Txfifo Threshold 1 eighth full configuration Rxfifo Threshold 1 eighth full configuration

**Clock Parameters:** 

Clock Polarity Low
Clock Phase One Edge
Clock Last Bit Disable

## 5.15. FREERTOS

mode: Enabled

## 5.15.1. Config parameters:

#### **Versions:**

FreeRTOS version 9.0.0
CMSIS-RTOS version 1.02

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

 TICK\_RATE\_HZ
 1000

 MAX\_PRIORITIES
 7

 MINIMAL\_STACK\_SIZE
 128

 MAX\_TASK\_NAME\_LEN
 16

 USE\_16\_BIT\_TICKS
 Disabled

IDLE\_SHOULD\_YIELD Enabled
USE\_MUTEXES Enabled
USE\_RECURSIVE\_MUTEXES Disabled
USE\_COUNTING\_SEMAPHORES Disabled

QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled
ENABLE\_BACKWARD\_COMPATIBILITY Enabled
USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled
USE\_TICKLESS\_IDLE Disabled
USE\_TASK\_NOTIFICATIONS Enabled

## Memory management settings:

Memory AllocationDynamicTOTAL\_HEAP\_SIZE15360Memory Management schemeheap\_4

#### Hook function related definitions:

USE\_IDLE\_HOOK Disabled USE\_TICK\_HOOK Disabled

USE\_MALLOC\_FAILED\_HOOK Disabled
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Disabled

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Disabled

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

## 5.15.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Enabled vTaskCleanUpResources Disabled Enabled vTaskSuspend vTaskDelayUntil Disabled vTaskDelay Enabled xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMark Disabled xTaskGetCurrentTaskHandle Disabled eTaskGetState Disabled xEventGroupSetBitFromISR Disabled xTimerPendFunctionCall Disabled xTaskAbortDelay Disabled Disabled xTaskGetHandle

## 5.16. LWIP

mode: Enabled

Advanced parameters are not listed except if modified by user.

5.16.1. General Settings:

**LwIP Version:** 

LwIP Version (Version of LwIP supported by CubeMX \*\* CubeMX specific \*\*) 2.0.3

IPv4 - DHCP Options:

LWIP\_DHCP (DHCP Module)

Disabled \*

**IP Address Settings:** 

 IP\_ADDRESS (IP Address)
 192.168.000.010 \*

 NETMASK\_ADDRESS (Netmask Address)
 255.255.255.000 \*

GATEWAY\_ADDRESS (Gateway Address) 192.168.000.001 \*

**RTOS Dependency:** 

WITH\_RTOS (Use FREERTOS \*\* CubeMX specific \*\*)

Enabled

**Platform Settings:** 

PHY Driver Choose/LAN8742

**Protocols Options:** 

 LWIP\_ICMP (ICMP Module Activation)
 Enabled

 LWIP\_IGMP (IGMP Module)
 Disabled

 LWIP\_DNS (DNS Module)
 Disabled

 LWIP\_UDP (UDP Module)
 Enabled

 MEMP\_NUM\_UDP\_PCB (Number of UDP Connections)
 4

LWIP\_TCP (TCP Module) Enabled

MEMP\_NUM\_TCP\_PCB (Number of TCP Connections) 5

**5.16.2. Key Options:** 

Infrastructure - OS Awarness Option:

NO\_SYS (OS Awarness)

OS Used

**Infrastructure - Timers Options:** 

LWIP\_TIMERS (Use Support For sys\_timeout) Enabled

**Infrastructure - Core Locking and MPU Options:** 

LWIP\_MPU\_COMPATIBLE (Special Memory Management) Enabled \*

**Infrastructure - Heap and Memory Pools Options:** 

SYS\_LIGHTWEIGHT\_PROT (Memory Functions Protection)

MEM\_SIZE (Heap Memory Size) 10240 \*

**Infrastructure - Internal Memory Pool Sizes:** 

Enabled

MEMP_NUM_PBUF (Number of Memory Pool struct Pbufs)	16
MEMP_NUM_RAW_PCB (Number of Raw Protocol Control Blocks)	4
MEMP_NUM_TCP_PCB_LISTEN (Number of Listening TCP Connections)	8
MEMP_NUM_TCP_SEG (Number of TCP Segments simultaneously queued)	16
MEMP_NUM_SYS_TIMEOUT (Number of Timeouts simultateously active)	10 *
MEMP_NUM_LOCALHOSTLIST (Number of Host Entries in the Local Host List)	1
Pbuf Options:	
PBUF_POOL_SIZE (Number of Buffers in the Pbuf Pool)	16
PBUF_POOL_BUFSIZE (Size of each pbuf in the pbuf pool)	1528 *
IPv4 - ARP Options:	
LWIP_ARP (ARP Functionality)	Enabled
Callback - UDP Options:	
LWIP_UDPLITE (UDP-Lite Module)	Enabled *
LWIP_NETBUF_RECVINFO (Append Destination and Port Addresses to every Netbuf)	Enabled *
Callback - TCP Options:	
TCP_TTL (Number of Time-To-Live Used by TCP Packets)	255
TCP_WND (TCP Receive Window Maximum Size)	2144
TCP_QUEUE_OOSEQ (Allow Out-Of-Order Incoming Packets)	Enabled
TCP_MSS (Maximum Segment Size)	536
TCP_SND_BUF (TCP Sender Buffer Space)	1072
TCP_SND_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender)	9
Network Interfaces Options:	
LWIP_NETIF_STATUS_CALLBACK (Callback Function on Interface Status Changes)	Enabled *
LWIP_NETIF_LINK_CALLBACK (Callback Function on Interface Link Changes)	Enabled *
NETIF - Loopback Interface Options:	
LWIP_NETIF_LOOPBACK (NETIF Loopback)	Disabled
Infrastructure - Threading Options:	
TCPIP_THREAD_NAME (TCPIP Thread Name)	"tcpip_thread"
TCPIP_THREAD_STACKSIZE (TCPIP Thread Stack Size)	1024
TCPIP_THREAD_PRIO (TCPIP Thread Priority Level)	3
TCPIP_MBOX_SIZE (TCPIP Mailbox Size)	6
DEFAULT_THREAD_NAME (Default LwIP Thread Name)	"lwIP"
DEFAULT_THREAD_STACKSIZE (Default LwIP Thread Stack Size)	1024
DEFAULT_THREAD_PRIO (Default LwIP Thread Priority Level)	3
DEFAULT_RAW_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN Raw)	0
DEFAULT_TCP_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN TCP)	6
DEFAULT_ACCEPTMBOX_SIZE (Default Mailbox Size for Incoming Connections)	6
Thread Safe APIs - Netconn Options:	
LWIP_NETCONN (NETCONN API)	Enabled

**Thread Safe APIs - Socket Options:** 

LWIP\_SOCKET (Socket API) Enabled LWIP\_COMPAT\_SOCKETS (BSD-style Socket Functions Names) LWIP\_SOCKET\_OFFSET (Socket Offset Number) 0 5.16.3. PPP: **PPP Options:** PPP\_SUPPORT (PPP Module) Disabled 5.16.4. IPv6: **IPv6 Options:** LWIP\_IPV6 (IPv6 Protocol) Disabled 5.16.5. HTTPD: **HTTPD Options:** LWIP\_HTTPD (LwIP HTTPD Support \*\* CubeMX specific \*\*) Disabled 5.16.6. SNMP: **SNMP Options:** LWIP\_SNMP (LwIP SNMP Agent) Disabled 5.16.7. SNTP: **SNTP Options:** LWIP\_SNTP (LWIP SNTP Support \*\* CubeMX specific \*\*) Disabled 5.16.8. MDNS/TFTP: **MDNS Options:** LWIP\_MDNS (Multicast DNS Support \*\* CubeMX specific \*\*) Disabled **TFTP Options:** LWIP\_TFTP (TFTP Support \*\* CubeMX specific \*\*) Enabled \*

ΑII

#### 5.16.9. Perf/Checks:

#### **Sanity Checks:**

LWIP\_DISABLE\_TCP\_SANITY\_CHECKS (TCP Sanity Checks) Disabled LWIP\_DISABLE\_MEMP\_SANITY\_CHECKS (MEMP Sanity Checks) Disabled

#### **Performance Options:**

Disabled LWIP\_PERF (Performace Testing for LwIP)

## 5.16.10. Statistics:

#### **Debug - Statistics Options:**

LWIP\_STATS (Statictics Collection) Disabled

#### 5.16.11. Checksum:

#### **Infrastructure - Checksum Options:**

•	
CHECKSUM_BY_HARDWARE (Hardware Checksum ** CubeMX specific **)	Disabled
LWIP_CHECKSUM_CTRL_PER_NETIF (Generate/Check Checksum per Netif)	Disabled
CHECKSUM_GEN_IP (Generate Software Checksum for Outgoing IP Packets)	Disabled
CHECKSUM_GEN_UDP (Generate Software Checksum for Outgoing UDP Packets)	Disabled
CHECKSUM_GEN_TCP (Generate Software Checksum for Outgoing TCP Packets)	Disabled
CHECKSUM_GEN_ICMP (Generate Software Checksum for Outgoing ICMP Packets)	Disabled
CHECKSUM_GEN_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets)	Disabled
CHECKSUM_CHECK_IP (Generate Software Checksum for Incoming IP Packets)	Disabled
CHECKSUM_CHECK_UDP (Generate Software Checksum for Incoming UDP Packets)	Disabled
CHECKSUM_CHECK_TCP (Generate Software Checksum for Incoming TCP Packets)	Disabled
CHECKSUM_CHECK_ICMP (Generate Software Checksum for Incoming ICMP Packets)	Disabled
CHECKSUM_CHECK_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets)	Disabled

## 5.16.12. Debug:

## **LwIP Main Debugging Options:**

LWIP\_DBG\_MIN\_LEVEL (Minimum Level)

#### \* User modified value

# 6. System Configuration

# 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PF12	ADC1_INP6	Analog mode	No pull-up and no pull-down	n/a	
ADC2	PB0	ADC2 INP9	Analog mode	No pull-up and no pull-down	n/a	
ADC3	PF6	ADC3_INP8	Analog mode	No pull-up and no pull-down	n/a	
DAC1	PA4	DAC1_OUT1	Analog mode	No pull-up and no pull-down	n/a	
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB12	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
I2C1	PB6	I2C1_SCL	Alternate Function Open Drain	No pull-up and no pull-down	Low	
	PB9	I2C1_SDA	Alternate Function Open Drain	No pull-up and no pull-down	Low	
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
RTC	PC13	RTC_TS	n/a	n/a	n/a	
SPI1	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART3	PB10	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD10	USART3_CK	Alternate Function Push Pull	No pull-up and no pull-down	Low	
GPIO	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC1	DMA1_Stream0	Peripheral To Memory	Low
ADC3	DMA2_Stream0	Peripheral To Memory	Low

## ADC1: DMA1\_Stream0 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Word \*
Memory Data Width: Word \*

## ADC3: DMA2\_Stream0 DMA request Settings:

Mode: Circular \*
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*
Peripheral Data Width: Word \*
Memory Data Width: Word \*

## 6.3. BDMA configuration

nothing configured in DMA service

## 6.4. MDMA configuration

nothing configured in DMA service

# 6.5. NVIC configuration

			2.5.
Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream0 global interrupt	true	5	0
TIM1 update interrupt	true	0	0
DMA2 stream0 global interrupt	true	0	0
Ethernet global interrupt	true	5	0
PVD and AVD interrupts through EXTI line 16	unused		
RTC tamper and timestamp interrupts through EXTI line 18	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1 and ADC2 global interrupts	unused		
TIM3 global interrupt		unused	
I2C1 event interrupt		unused	
I2C1 error interrupt		unused	
SPI1 global interrupt		unused	
USART3 global interrupt	unused		
TIM5 global interrupt	unused		
TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts	unused		
Ethernet wake-up interrupt through EXTI line 86	6 unused		
FPU global interrupt	unused		
HSEM1 global interrupt	unused		
ADC3 global interrupt		unused	

## \* User modified value

# 7. Power Consumption Calculator report

## 7.1. Microcontroller Selection

Series	STM32H7
Line	STM32H743/753
мси	STM32H743ZITx
Datasheet	030538_Rev1

## 7.2. Parameter Selection

Temperature	25
Vdd	3.0

# 8. Software Project

## 8.1. Project Settings

Name	Value
Project Name	trial_software
Project Folder	D:\nucleo\Eclp_build\trial_software
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_H7 V1.3.0

## 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No

# 9. Software Pack Report