

## Unit - 1.

*enquiry about*

### Positive Logic System

The system in which the most positive voltage shows high state i.e. 1 (one) and most negative voltage shows low state i.e. 0 (zero) is called 'Positive Logic System'.

### Negative Logic System

The system in which most negative voltage shows high state and most positive voltage shows low state is called 'Negative Logic System'.


-5	0	0	0	0	-5	0	0	0
1	1	1	1	1	1	1	1	1
1	0	1	0	1	1	0	1	0
1	-5	1	1	1	1	0	1	0
1	1	1	1	1	1	1	1	1

Positive Logic  
System

Negative Logic  
System


### Basic Logic Gates

#### 1. AND Gate




A	B	A · B = Y
0	0	0
1	0	0
1	1	0

logic diagram



E  
R


② OR Gate




$$Y = A + B$$

A	B	$A + B = Y$
0	0	0
0	1	1
1	0	1
1	1	1

Switch Diagram



Logic Diagram



R  
E

## Not Gate

A




$$Y = \bar{A}$$

(invert) gate

$\therefore \bar{A}$  = complements of A


A	Y = $\bar{A}$
0	1
1	0

## Logic Diagram



## Universal Gates


NAND  $\rightarrow$  (Not + And)





$$Y = \bar{A} \cdot B = A \cdot \bar{B}$$

A	B	Y = $\bar{A} \cdot B$
0	0	1
0	1	0
1	0	0
1	1	1

## Logic Diagram




## ② NOR (Not + OR)



A	B	$Y = A + B$
0	0	1
0	1	0
1	0	0
1	1	0


Logic Table



Note : Logic Gates are formed by diodes & transistors  
3 NAND gates make 1 OR gate.

Exclusive - OR Gate (Ex OR Gate)

The logic gate which gives low state when all I/Ps are in same state.



## Boolean Algebra

### Commutative Law

$$i) A+B = B+A$$

$$ii) A \cdot B = B \cdot A$$

### (7) Absorption Law

$$i) A+A \cdot B = A(1+B) = A$$

$$ii) A+\bar{A}B = A(1+B)+AB$$

$$= A+AB+\bar{A}B$$

$$= A+(A+\bar{A})B = A+B$$

### Associative Law

$$i) A+(B+C) = (A+B)+C$$

$$ii) A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

$$iii) \bar{A}+AB = \bar{A}(1+B)+A \cdot B$$

$$= \bar{A}+\bar{A}B+AB$$

$$= \bar{A}+B(A+\bar{A})$$

$$= \bar{A}+B$$

### Distributive Law

$$i) A \cdot (B+C) = A \cdot B + A \cdot C$$

$$iv) (A+B)(A+C)$$

$$= A \cdot A + A \cdot C + A \cdot B + B \cdot C$$

$$= A(1+C) + A \cdot B + B \cdot C$$

$$= A + AB + BC$$

$$= A(1+B) + BC$$

### Law for OR Operation

$$i) 1+A = 1$$

$$= A+BC$$

$$ii) 0+A = A$$

$$iii) A+A = A$$

### (8) De-Morgan's Law

$$iv) A+A = 1$$

$$v) \bar{A}+\bar{A} = \bar{A}$$

$$i) \bar{A}+B = \bar{A} \cdot \bar{B}$$

$$ii) \bar{A} \cdot B = \bar{A} + \bar{B}$$

### Laws for AND Operation

$$i) A \cdot 0 = 0$$

$$ii) A \cdot 1 = A$$

$$iii) A \cdot A = A$$

$$iv) A \cdot \bar{A} = 0$$

$$v) \bar{A} \cdot A = \bar{A}$$

$$vi) \bar{A} \cdot 0 = 0$$

$$vii) \bar{A} \cdot 1 = \bar{A}$$

## Minterm

Minterm is the product term in which each variable is present in either in compliment form or ~~non~~ complement form.

A	B	C	Minterm
0	0	0	$\bar{A}\bar{B}\bar{C}$
0	0	1	$\bar{A}\bar{B}C$
0	1	0	$\bar{A}BC$
0	1	1	$\bar{A}B\bar{C}$
1	0	0	$A\bar{B}\bar{C}$
1	0	1	$A\bar{B}C$
1	1	0	$AB\bar{C}$
1	1	1	$ABC$

- 1) minterm produce '1' (High state) for complementary combination.
- 2) Minterm produce '0' (Low state) from other combinations

## Maxterm

- 1) Maxterm produce '0' (Low state) for complementary combinations
- 2) Maxterm produce '1' (High state) from other combination

A	B	C	Maxterm
0	0	0	$A + B + C$
0	0	1	$A + B + \bar{C}$
0	1	0	$\bar{A} + \bar{B} + C$
0	1	1	$\bar{A} + \bar{B} + \bar{C}$
1	0	0	$\bar{A} + B + C$
1	0	1	$\bar{A} + B + \bar{C}$
1	1	0	$\bar{A} + \bar{B} + C$
1	1	1	$\bar{A} + \bar{B} + \bar{C}$

Maxterm is the sum term in which all variables are present either in complement form or in compliment form.

### Sum of Product

Sum of product term is the sum of all product or sum of all product terms is called SOP form.

Ex -  $A\bar{B}C + A\bar{B}\bar{C} + \bar{A}BC$ .

If the expression is  $A\bar{B}C + A\bar{B}\bar{C} + \underline{\bar{A}Bd}$ .

Basic formulae -  $(\bar{x}+x)=1$

then  $A BC + \bar{A}BC + \bar{A}B(C+\bar{C})$   
 $111 + 011 + 010$ .

### Product of Sum

Product of all sum terms or maxterms is called POS or Product of Sum.

$$\begin{array}{c} 001 \\ A+B+C \\ A+B+\bar{C} \end{array}$$

$$\begin{array}{c} 011 \\ A+\bar{B}\bar{C} \\ A+\bar{B}+\bar{C} \end{array}$$

$$\begin{array}{c} 100 \\ \bar{A}+\bar{B}+C \\ \bar{A}+B+C \end{array}$$

Basic Formulae :

$$POS : A \cdot \bar{A} = 0$$


$$SOP : A + \bar{A} = 1$$

If the expression is  $(A+B+\bar{C}) \cdot (A+\bar{B}+\bar{C}) \cdot (\bar{A}+B+C)$

Design NOR gate using only NAND gate

Karnaugh Map:


2<sup>h</sup> Variable



Leftmost + Rightmost  
Uppermost + Lowermost

0x

BC



CD | AB

00 01 11 10

00 01 11 10

01 00 11 10

10 11 00 01

A B C

0 1 0

2

A B C

0 1 1

3

m - Minterm

$$1 \times 2^2 + 0 \times 2^1 + 1 \times 2^0 = 5$$

M - Maxterm

$$4 + 0 + 1 = 5$$

$$Y = \Sigma (m_1, m_3, m_{10}, m_{11}, m_{14}, m_{15})$$

using K-map.

$$A\bar{B}CD + \bar{A}\bar{B}CD + A\bar{B}C\bar{D} + \bar{A}\bar{B}C\bar{D} + ABC\bar{D} +$$

$$\bar{A}\bar{B}CD + ABCD$$

000 0

001 1

010 2

011 3

100 4

101 5

110 6

$$1011 \leftrightarrow 0011 \quad 1010 \quad 0011 \quad 0001 \quad 1110 \quad 111 \quad 7$$

$$\begin{array}{c} \boxed{11} \\ \boxed{3} \\ \boxed{10} \end{array}$$

1111

\boxed{15}

		AB	CD			
		00	01	11	10	11
		00	0	4	12	8
		01	1	5	13	9
		3	7	15	11	6A
		16	2	6	14	10

Adjacent cells - 10, 11, 14, 15

$$Y_2 = \bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}C\bar{D}$$

$$= \bar{A}\bar{B}D(\bar{C}+C)$$

$$Y_2 = \bar{A}\bar{B}D + BC$$


$$Y_1 = A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D} + ABC\bar{D}$$

$$= A\bar{B}C(D+\bar{D}) + ABC(D-$$

$$= A\bar{B}C + ABC = AC(\bar{B}+$$

To represent a function in a truth table we need a list of  $2^n$  combinations of the  $n$  binary function variables.

Ex -	x	y	z	f
	0	0	0	0
	0	0	1	1
	0	1	0	0
	0	1	1	0
	1	0	0	1
	1	0	1	1
	1	1	0	1
	1	1	1	1



logic diagram

## Multiplexers

Multiplexing :

It is the process of transmitting a large no. of information over a single line.

Multiplexer:

A digital multiplexer (Mux) is a combinational circuit that selects one digital information from several sources and transmits the selected information on a single output line.


It is also called a data selector since it selects one of many inputs and passes the info. to the output.

It has several data input lines and a single output line. The selection of a particular input line is controlled by a set of selection lines.


$$n = \text{no. of input lines}$$

$$n = 2^m$$

where 'm' is select lines required to select one of the n input lines.



## 8:1 Multiplexer Block diagram of an



Since the no. of data bits given to the multiplexer is 8 then 3 bits ( $2^3 = 8$ ) are needed to select the 8 data lines. One of the eight data bits will be one of the eight data bits.

Depending on the select lines combination, multiplexer selects the input lines.

## Basic 8 to 1 Multiplexer

0	1	0	D <sub>2</sub>
0	1	1	D <sub>3</sub>
1	0	0	D <sub>4</sub>
1	0	1	D <sub>5</sub>
1	1	0	D <sub>6</sub>
1	1	1	D <sub>7</sub>

The above truth table for 8 to 1 mux shows eight combinations of inputs, so as to generate each output corresponds to input.

Boolean equation for the output from the above table will be given as:

$$Y = D_0 \bar{S}_2 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_2 \bar{S}_1 S_0 + D_2 \bar{S}_2 S_1 \bar{S}_0 + D_3 \bar{S}_2 S_1 S_0 + \\ D_4 S_2 \bar{S}_1 \bar{S}_0 + D_5 S_2 \bar{S}_1 S_0 + D_6 S_2 S_1 \bar{S}_0 + D_7 S_2 S_1 S_0$$

From the above boolean equation the logic circuit diagram of an 8 to 1 mux can be implemented by using 8 AND gates 1 OR gate and 6 not gates:

train D0 D1 D2 D3 D4 D5 D6

$S_2$  —

$S_1$  —  $D_0$  —  $D_0$

$s_0$  —  $d_0$

idea could run like a real business

under soft moist fungi soil and under

+ děláš co řekl? Řekl jsem ti, že máš všechno v pořádku.

1012.2312 43212.2346 1.323236.12 1.3234

~~was at the station and the man  
stated that he had seen a large  
black bird flying over the water.~~

## IC 74151 - 8 to 1 Multiplexer

IC 74151 is an 8 to 1 multiplexer with eight data input ( $D_0-D_7$ ), three select input lines ( $S_2-S_0$ ) and a single output ( $Y$ ).


It also has an enable input  $\bar{E}$  and provides both normal and inverted outputs i.e  $Y$  and  $\bar{Y}$ .

Since  $2^3=8$  three bits are required to select any one of the eight data bits. When  $\bar{E}=0$ , the select inputs  $S_2, S_1, S_0$  will select one of the data input to pass through the output  $Y$ .

When  $\bar{E}=1$ , the multiplexer is disabled.



The operation of this IC is summarized in the following truth table.

Select Data Inputs				Output	
$E$	$S_2$	$S_1$	$S_0$	$Y$	$\bar{Y}$
1	x	x	x	1	0
0	0	0	0	$D_0$	$\bar{D}_0$
0	0	0	1	$D_1$	$\bar{D}_1$
0	0	1	0	$D_2$	$\bar{D}_2$
0	0	1	1	$D_3$	$\bar{D}_3$
0	1	0	0	$D_4$	$\bar{D}_4$
0	1	0	1	$D_5$	$\bar{D}_5$
0	1	1	0	$D_6$	$\bar{D}_6$
0	1	1	1	$D_7$	$\bar{D}_7$



D6

P7

74151  
8 to 1 MUX


Logic Symbol of IC 74151 - 8 to 1 MUX

### 16 to 1 Multiplexer

A 16 to 1 multiplexer is consist of 16 data inputs D0 to D15, four input select lines and a single output line Y.

Depending on the select lines combination, mux decodes the inputs.

Since the no. of data bits given to the mux are 16, then 4 bit ( $2^4 = 16$ ) are needed to select one of the eight data bits.



### Select data Inputs

Output  
Y

$S_3$	$S_2$	$S_1$	$S_0$	Y
0	0	0	0	D0
0	0	0	1	D1
0	0	1	0	D2
0	0	1	1	D3
0	1	0	0	D4
0	1	0	1	D5
0	1	1	0	D6
0	1	1	1	D7
1	0	0	0	D8
1	0	0	1	D9
1	0	1	0	D10
1	0	1	1	D11
1	1	0	0	D12
1	1	0	1	D13
1	1	1	0	D14
1	1	1	1	D15


$$\begin{aligned}
 Y = & D_0 \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 + D_1 \bar{S}_3 \bar{S}_2 \bar{S}_1 S_0 + D_2 \bar{S}_3 \bar{S}_2 S_1 S_0 + \\
 & D_3 \bar{S}_3 \bar{S}_2 S_1 S_0 + D_4 S_3 \bar{S}_2 S_1 S_0 + D_5 S_3 \bar{S}_2 \bar{S}_1 S_0 + \\
 & D_6 S_3 S_2 S_1 S_0 + D_7 S_3 S_2 S_1 S_0 + D_8 S_3 S_2 S_1 S_0 + \\
 & D_9 S_3 S_2 S_1 S_0 + D_{10} S_3 S_2 S_1 S_0 + D_{11} S_3 S_2 S_1 S_0 + \\
 & D_{12} S_3 S_2 S_1 S_0 + S_{13} S_3 S_2 S_1 S_0
 \end{aligned}$$

MIRAJ  
www.mirajmulticolour.com

MIRAJ  
Page No.  
Date:  
www.mirajmulticolour.com

input  
Y

$2S_1S_0 +$   
 $\bar{S}_2\bar{S}_1S_0 +$   
 $3S_2S_1S_0 +$   
 $3S_2S_1S_0 +$



## 1C 74150 16 to 1 Mux

IC 74150 is a 16 to 1 TTL multiplexer. It has 16 inputs ( $D_0 - D_{15}$ ) a single output  $Y$  and four select inputs ( $S_3 - S_0$ ).  $\bar{S}$  is strobe, an input signal that disables or enables the multiplexer.

A low strobe enables the multiplexer so that  $Y$  equals the complement of the input data bit (i.e.  $Y = \bar{D}_n$ )

Let us consider the truth table:

Strobe $\bar{S}$	Select Inputs					Output $Y$
	$S_3$	$S_2$	$S_1$	$S_0$		
0	0	0	0	0	0	$\bar{D}_0$
0	0	0	0	1	1	$\bar{D}_1$
0	0	0	1	0	0	$\bar{D}_2$
0	0	0	1	1	1	$\bar{D}_3$
0	0	1	0	0	0	$\bar{D}_4$
0	0	1	0	1	0	$\bar{D}_5$
0	0	1	1	0	1	$\bar{D}_6$
0	1	0	0	0	0	$\bar{D}_7$
0	1	0	0	1	1	$\bar{D}_8$
0	1	0	1	0	1	$\bar{D}_9$
0	1	0	1	1	0	$\bar{D}_{10}$
0	1	1	0	0	1	$\bar{D}_{11}$
0	1	1	0	1	1	$\bar{D}_{12}$
0	1	1	1	0	0	$\bar{D}_{13}$
0	1	1	1	1	1	$\bar{D}_{14}$
0	1	1	1	1	0	$\bar{D}_{15}$

output

Simulator

2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32

D1	E
D2	E
D3	E
D4	E
D5	E
D6	E
D7	E
D8	E
D9	E
D10	E
D11	E
D12	E
D13	E
D14	E
D15	E
D16	E
D17	E
D18	E
D19	E
D20	E
D21	E
D22	E
D23	E
D24	E
D25	E
D26	E
D27	E
D28	E
D29	E
D30	E
D31	E
D32	E

T

Page No.


## De-multiplexer

### Demultiplexing:

It is the process of taking information from one input and transmitting the same over one of several outputs.

### Demultiplexer:

A demultiplexer is a logic circuit that receives information on a single input and transmit the same information over one of several ( $2^m$ ) output lines.



## 1 to 8 Demultiplexer

A 1 to 8 demultiplexer has a single input (D) eight outputs ( $Y_0$  to  $Y_7$ ) and three select inputs ( $S_2$ ,  $S_1$  and  $S_0$ ).

It distributes one input line to eight output lines based on the select inputs.

Data Input	Select Input			Outputs							
D	$S_2$	$S_1$	$S_0$	$Y_7$	$Y_6$	$Y_5$	$Y_4$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
D	0	0	0	0	0	0	0	0	0	0	D
D	0	0	1	0	0	0	0	0	0	0	D
D	0	1	0	0	0	0	0	0	0	0	D
D	0	1	1	0	0	0	0	0	0	0	D
D	1	0	0	0	0	0	0	D	0	0	0
D	1	0	1	0	0	0	D	0	0	0	0
D	1	1	0	0	D	0	0	0	0	0	0
D	1	1	1	D	0	0	0	0	0	0	0

$$Y_0 = \overline{S_2} \overline{S_1} S_0 D$$

$$Y_1 = \overline{S_2} \overline{S_1} S_0 D$$

$$Y_2 = \overline{S_2} S_1 \overline{S_0} D$$

$$Y_3 = \overline{S_2} S_1 S_0 D$$

$$Y_4 = S_2 \overline{S_1} \overline{S_0} D$$

$$Y_5 = S_2 \overline{S_1} S_0 D$$

$$Y_6 = S_2 S_1 \overline{S_0} D$$

$$Y_7 = S_2 S_1 S_0 D$$

Now using the above expression the logic diagram of 1 to 8 demux can be drawn as follows.

## Logic Gates

Logic gates are the basic building blocks of any digital system. It is an electronic circuit having one or more than one input and only one output. The relationship between the input and the output is based on a certain logic, i.e. represented in a tabular form called as truth table. In other words, A logic gate is an electronic circuit which makes logical decision. These are the building blocks of hardware which are available in the form of various IC families. Each gate has a distinct logic symbol and its operation can be described by means of an algebraic function.

### OR Gate :

The OR Gate is a digital logic gate that implements logical disjunction - it is a high output (1) result if one or both the inputs to the gate are high (1). If neither inputs is high; a low output (0) results.

Input      Output

A

B

0


0

0

1

1

1



Teacher's Signature

## And Gate:

The And Gate is a basic digital logic gate that implements logical conjunction i.e. A high output (1) results only if both the inputs to the AND gate are High (1). If neither or only one input to the AND gate is High, a low output (0) results.

Input	Output
A = 0	Y = A · B = 0
B = 0	Y = 0
A = 1	Y = 0
B = 1	Y = 1




## Not Gate:

An Inverter or Not gate is a logic gate which implements logical negation. Its main function is to invert the input signal applied. If the applied input is low then the output becomes high and vice versa.

Input	Output
A = 1	$Y = \bar{A} = 0$
A = 0	1
1	0

Teacher's Signature

logic gate  
i.e. A high  
inputs to  
or only  
a low  
output  
 $y = A \cdot B$




### NAND Gate

Nand Gate or Negative AND is a logic gate which produce an output which is false only if all its inputs are true; thus its output is complement to that of And Gate.

A low ( $0$ ) output results only if both the inputs to the gate are High ( $1$ ); if one or both inputs are low ( $0$ ), a high ( $1$ ) output results. It is made using transistors and junction diodes.

Input  $\quad \quad \quad$  Output  
 $A \quad \quad \quad Y = \bar{A} \cdot B$


0	0	1
0	1	1
1	0	0
1	1	0
B or AB		0



gate which  
function  
lled. If the  
comes high

### NOR Gate

The NOR gate is digital logic gate that implements logical NOR i.e. A high output ( $1$ ) results if both the input to the gate are low ( $0$ ); if one or both input is high ( $1$ ); A low output ( $0$ ) results. It is the result of the negation of the OR operator.



Teacher's Signature

Input

A      B

0      0

0      1

1      0

1      1

Output

$y = \bar{A} + B$

Buffer Gate :

A buffer gate, is a basic logic gate that passes its inputs, unchanged, to its output. Its behaviour is opposite of a Not gate. The main purpose of a buffer gate is to regenerate the input, usually using strong high and a strong low. It has one input and one output; its output always equals its inputs. It is also used to increase the propagation delay of circuits by driving the large capacitive loads.

Input

A


0

1

Output

0


1



## XOR Gate :

The XOR Gate is a digital logic gate that gives a true (1 / High) output when the number of true inputs is odd. That is a true output results if one, and only one, of the inputs to the gate is true. If both the input are false (0 / Low) or both are true, a false output results.

It represents the inequality function i.e. the output is true if the inputs are not alike otherwise the output is false.



Input

A	B
0	0
0	1
1	0
1	1

Output

$Y = A \oplus B$
0
1
1
0

## XNOR Gate

The XNOR gate is a digital logic gate whose function is the logical complement of the exclusive OR gate. The two input version implements logical equality, behaving as, A high output (1) results if both of inputs to the gate are the same. If one but not both inputs are high (1), a low output (0) results.

## NAND Gate

1 NOR


$$(A \cdot I)^{-1} = \bar{A}$$

$$\overline{A \cup B} = \overline{A} \cap \overline{B}$$

$$\overline{A} = \overline{A \cdot A} = \overline{A}$$

$$\begin{array}{ccc} A & A \cdot A & \overline{A} \\ \hline O & I & I \\ \hline I & O & O \end{array}$$

8)




$$\frac{A \cdot B}{A \cdot B} = \frac{A \cdot B}{A \cdot B} \quad \begin{matrix} A \\ 0 \end{matrix} \quad \begin{matrix} B \\ 0 \end{matrix} \quad \begin{matrix} \overline{A \cdot B} \\ 1 \end{matrix} \quad \begin{matrix} \overline{A \cdot B} \\ 0 \end{matrix} \quad \begin{matrix} A \cdot B \\ 0 \end{matrix}$$

$$\begin{array}{cccccc}
 = AB & 0 & 1 & 1 & 0 & 0 \\
 \text{de} & 1 & 0 & 1 & 0 & 0 \\
 \text{plement} & 1 & 1 & 0 & 1 & 1 \\
 \text{law} & & & & &
 \end{array}$$

## Double Complement law

(3)



— 1 —

$$\bar{A} = \overline{A \cdot A}$$

$$B = \overline{B \cdot B}$$

$$\overline{A} \cdot \overline{B} = \overline{A+B}$$

$$= A + B$$

Demorgan's  
law - I

203

1

A · B

$$= \overline{A+B}$$

$$= A + B$$

$$A+B$$

0

1

1

1

#### **r's Signal**


---

**Teacher's Signature**

OR Gate

$$(A+0)' = A$$

1) NOR -




$$(A+A)' = A'$$

$$\overline{A+A} = \overline{A}$$


A	$\overline{A+A}$	$\overline{A}$
0	1	1
1	0	0

$$A = \overline{A}$$

2) OR.



3) AND



Teacher's Signature

### K-Map

K-map is a method to simplify Boolean algebra expression. It reduces the need for extensive calculation by taking advantage of human's pattern recognition capability.

It is a pictorial method used to minimize Boolean expression without having to use Boolean algebra theorem and equation manipulation.

A	B	C	$A \cdot B \cdot \bar{C}$	
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	1	0
1	1	1	1	1

Teacher's Signature

# Multiplexers - K-Map

K-Map is a pictorial method to minimize boolean expression without having to use Boolean Algebra theorem and equation manipulation.

Using two variables

	$\bar{A}$	$A$	
$\bar{B}$	00	10	?
$B$	01	11	?
000			
001			
010			
011			

$$Y = \bar{A}\bar{B} + \bar{A}B + A\bar{B} + AB.$$

Using three variables

	$\bar{A}\bar{B}$	$\bar{A}B$	$A\bar{B}$	$AB$	
$\bar{C}$	000	010	110	100	0000 0 1
0	1	3	7	5	0001 2
					0010 3
					0011 4
1	2	4	8	6	0000 5
0000 6					0101 6

	$\bar{A}\bar{B}\bar{C}$	$\bar{A}\bar{B}C$	$\bar{A}BC$	$ABC$	
$\bar{D}$	000	010	110	100	0000 0 1
0	0	5	13	9	0111 2
					1000 3
					1001 4
1	4	5	14	10	1010 5
0000 6					1011 6
0001 7					1010 8
0010 9					1100 10
0011 11					1101 12
0100 13					1110 14
0101 15					1111 16
0110 17					1111 17
0111 18					1111 18
1000 19					1111 19
1001 20					1111 20
1010 21					1111 21
1011 22					1111 22

on circuit  
on of two  
nd subtrahend  
borrow out

Teacher's Signature

Octet - 8

Quad - 4

Pair - 2

Sing - 1

SHREE  
DATE: / /  
PAGE NO.:

AB --  
AB  
AB  
AB  
AB  
AB  
AB  
AB

CD

00

00

01

11

10

AB 00	0	4	12	8
CD 01	1	5	13	9
CD 11	3	7	15	11
CD 10	2	6	14	10

$$= (\bar{A}\bar{B}\bar{C}D + \bar{A}\bar{B}CD + \bar{A}BCD + \bar{A}B\bar{C}D) + \\ (\bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}\bar{C}D + AB\bar{C}\bar{D}) + \\ \boxed{(\bar{A}B\bar{C}\bar{D} + \bar{A}B\bar{C}D + AB\bar{C}D + AB\bar{C}\bar{D})}$$

$$= \cancel{\bar{A}D} + \cancel{A\bar{C}} + \bar{C}D$$

$$\bar{A}D(\bar{B}\bar{C} + \bar{B}C + BC + B\bar{C})$$

$$\bar{A}D(\bar{B}B + \bar{C}C + \bar{B}B + C\bar{C})$$

$$\bar{A}D(D + 0 + 0 + 0)$$

Teacher's Signature

### Minterm -

A product term containing all the K variables of the function in either complemented or uncomplemented form is called a Minterm .

A	B	C	Minterm
0	0	0	$\bar{A}\bar{B}\bar{C}$
0	0	1	$\bar{A}\bar{B}C$
0	1	0	$\bar{A}BC$
0	1	1	$\bar{A}B\bar{C}$
1	0	0	$A\bar{B}\bar{C}$
1	0	1	$A\bar{B}C$
1	1	0	$ABC$
1	1	1	$A\bar{B}\bar{C}$

### Maxterm :

A sum term containing all K variable of the function in either complemented or uncomplemented form is called a Maxterm .

A	B	C	Maxterm
0	0	0	$A\bar{B}\bar{C}$
0	0	1	$A\bar{B}C$
0	1	0	$\bar{A}B\bar{C}$
0	1	1	$\bar{A}BC$
1	0	0	$\bar{A}B\bar{C}$
1	0	1	$\bar{A}B\bar{C}$
1	1	0	$\bar{A}\bar{B}C$
1	1	1	$\bar{A}\bar{B}\bar{C}$