The state of the s	
	19 4 18 PAGE NO.:
	Physics DATE: //
	1 /198105
	I Elip-Flop -> If input of clocked R-S Flip flop is commuted
	with each other with the help of NOT gate.
	The input for 8 S & R will be 1:0" on 01 that FF
10.	is called D FF. because the transfer of data from
	input to output is delayed.
	Pro and the second of the seco
	P 5
-	Lie Anne La
	O CK D
	R
	Tarbole 1
. ————	the transfer of the state of th
-	Q Px
	The state of the s
	0/3
	Q Q
***	
10.7	
	Q and the second
+	
<b>_</b>	TAUTH TABLE
	D Qn+1 Qn+1
	0 0 1
	1 1 0
1	Teacher's Signature

PAGE NO. : DATE : / /

T Flip Flip -> When inputs 100 f. & connected with each other it behave like a toggle switch, so it is called T. FF. 18 Po KO Touth Table Qn+1 Qn+1

PAGE NO.: DATE: / / J-K Flip Flop - The uncertainty in the state of S-R

flip flop i.e. S=R=1 can be so
eleminated by converting into a J-K b.f. S = J. Q R= K. Q Po X J Qn+1 0 0 0

Teacher's Signature.....

PAGE NO. : DATE: Qn On Sn Rn Qn+1 Jn Kn Qnti Qn = 0 0 0 0 0 Qn 0 1 0 Qn 2 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 0 0 0 0 9 0 0 1 0 Qn Qn 0 9 0 -1 Qn Qn 0 1 8 0 Master slave J-K flip flop -> It is a carcade of two S-R ff with feedback forom the outputs of the second to the input of the first Slave Marte Qm J 6 Gn CK ck GG G18/0 GIY GIZ Qni Cx Teacher's Signature.....

Physics Mas Sir


PAGE NO. : DATE : / /


Marter slave J-K b. B Coate Gr., Gra & Gry form Master flip-flop the clock for Moster blip-flop will be positive or positive adge triggered Moster blip-blop is same as J-K blip-blop. Output will be am & am. When ck = 1 moster flip-flop is enabled & gives output am & am. Gg, Gg, Gr, & Grg form slave blip-flop. When ck is I then clock for slave blip-flop ck = 0. This time slave blip flop is disabled. When the marter flip-flop is disabled and slave f. f is enabled. Slave blip-flop gives output after a bulse delay where marter of is operated. The input of slave & b : commaded by output of master b. f. . The final output depends upon clock pulse given to Master flip flop. Truth Table for Master & Slave f. f will be some as J-K Master slave f. f. is designed to overcome race around difficulty, so that the uncortainity in output of J-K flip blop is removed

Megaline odge Positive odge triggered Waveform of shift register for serial input clock bulse Input Ripple Synchronous Counter-s If all flep-flops in a counter are not clocked simultaneously that counter is called supple counter. If all flip-flops are clocked simultaneously that counter is called synchronous coulenter. A circuit cired for counting the pulse is known as counter. If the no of state in counter is N. It is known as Modulo N counter & divide by N counter, for sing counter N = state is known as module N but other known as an Modulo counter.

Teacher's Signature.

## A 3-bit binary counter ->





op & DOWN Counter -> If the outbut of counter increases with successive clock pulse, it is called at up counter. It is triggered on with regative edge clock.

If the outbut of counter decreases with successive clock pulse. It is a called DOWN counter. It is triggered with positive ag edge clock.

input H=D] Negatibe Logic

input H=1] Positive Logic MOSFET => (Metal Oxide Semiconductor Tield Effect Transistor) => MOSFET circuit is used due to high density of babrication & low power dissipation, When MOSFET is used in devices circuit has por n channel a circuit with p channel is known as PMOS. @ & with n channel is known as mmos Charge carrier for p channel will be hole & for N. channel will be electron MOSFET investor T. (Driver) Most logic is used for design of LSI & VLSI JCS. It is not used for SSI & MSI. Most of the microprocessor memories & peripheral deovices formed by MOSFET circuit.

Teacher's Signature.....