

Digital Logic Design.

— logic gates —

M
a
i
n

AND



A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

OR



A	B	F
0	0	0
0	1	1
1	0	1
1	1	1

NOT



A	F
0	1
1	0

XOR



A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

Derived

{ NAND
NOR
X-NOR

Logic

Circuit

main difference of combinational circuit & sequential circuit is,
combinational - output only depend on present input
sequential - output ~~only~~ depend on previous & current input

Combinational

- * use ~~and~~ logic gates
- * combinational circuit dependence on input & output variable.

* The memory elements are circuit capable of storing binary information

* The binary information store in these memory element at any given time define the state of the sequential circuit at that time

* The external output of a sequential circuit depends both on the present input and the previous output state.

Steps of Design a Combinational Circuit .

01. truth table
02. Minimization
03. Logic Diagram

Boolean Algebra

Axioms .

$$0+0=0$$

$$0 \cdot 0 = 0$$

$$1+1=1$$

$$1 \cdot 1 = 1$$

$$0 \cdot 1 = 1 \cdot 0 = 0$$

$$1+0 = 0+1 = 1$$

$$x=0; \bar{x}=1$$

Single variable theorem.

$$x \cdot 0 = 0$$

$$x+1 = 1$$

$$x \cdot 1 = x$$

$$x+0 = x$$

$$x \cdot x = x$$

$$x+x = x$$

$$x \cdot \bar{x} = 0$$

$$x+\bar{x} = 1$$

$$\overline{\bar{x}} = x$$

Commutative Law.

$$x \cdot y = y \cdot x$$

$$x+y = y+x$$

Associative Law

$$x \cdot (y \cdot z) = (x \cdot y) \cdot z$$

$$x+(y+z) = (x+y)+z$$

Distributive Law:

$$x \cdot (y+z) = xy + xz$$

$$x+y \cdot z = (x+y) \cdot (x+z)$$

Absorption

$$x+x \cdot y = x$$

De Morgan's theorem

$$\overline{x \cdot y} = \bar{x} + \bar{y}$$

$$\overline{x + y} = \bar{x} \cdot \bar{y}$$

$$x + \bar{x}y = x + y$$

$$x \cdot (\bar{x} + y) = x \cdot y$$

Proof

x	y	\bar{x}	\bar{y}	$x \cdot y$	$\bar{x} \cdot \bar{y}$	$x + y$	$\overline{x + y}$	$\bar{x} + \bar{y}$	$\overline{\bar{x} \cdot \bar{y}}$
0	0	1	1	0	1	0	1	1	1
0	1	1	0	0	1	1	0	1	0
1	0	0	1	0	1	1	0	1	0
1	1	0	0	1	0	1	0	0	0

$$\therefore \overline{x \cdot y} = \bar{x} + \bar{y}$$

$$\overline{x + y} = \bar{x} \cdot \bar{y}$$

Consensus.

$$x \cdot y + y \cdot z + \bar{x}z = x \cdot y + \bar{x} \cdot z$$

$$(x + y) \cdot (y + z) \cdot (\bar{x} + z) = (x + y)(\bar{x} + z)$$

Sum of product $\rightarrow x \cdot y + y \cdot z + \dots$

Product of Sum $\rightarrow (x + y) \cdot (y + z) \cdot \dots$


Number System..

01. Binary number System..

02. Decimal number System

03. Octal number System

04. Hexa-Decimal number System.



010. The way of showing negative numbers

1's complement

ex: $+9 \rightarrow 0000\ 1001$

1's complement $\rightarrow 1111\ 0110$

$\therefore -9 \rightarrow 1111\ 0110$

2's complement

2's complement = 1's complement + 1

ex $+9 \rightarrow 0000\ 1001$


1's c $\rightarrow 1111\ 0110$

2's c $\rightarrow 1111\ 0111$

$\therefore -9 \rightarrow 1111\ 0111$

Half Adder .

- * Two inputs $\rightarrow A, B$
- * Two Output:
 - Sum = $A \cdot \bar{B} + \bar{A} \cdot B$ (XOR)
 - Carry = $A \cdot B$




truth table .

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

↑
 $A \cdot \bar{B} + \bar{A} \cdot B$
(XOR)

} $A \cdot B$



Full Adder .

- * Three inputs
- * Two output

A	B	Cin	Sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

using SOP & for

Sum

$$\bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}C + \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$$

$$= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

$$= \bar{A}\bar{B}C + ABC + \bar{A}B\bar{C} + A\bar{B}\bar{C}$$

$$= C(\bar{A}\bar{B} + AB) + \bar{C}(\bar{A}B + A\bar{B})$$

$$= \underline{\underline{C(\bar{A}\bar{B} + AB) + \bar{C}(A \oplus B)}}$$

Carry

$$\bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$\bar{A}BC + A\bar{B}C + AB(C + \bar{C})$$

$$= \bar{A}BC + A\bar{B}C + AB$$

$$= \bar{A}BC + A(B + \bar{B}C)$$

$$= \bar{A}BC + A(B + C)$$

$$= \bar{A}BC + AB + AC$$

$$= B(A + \bar{A}C) + AC$$

$$= \underline{\underline{AB + BC + AC}}$$

using K-map

A \ BC	00	01	11	10
0	0	1	0	1
1	1	0	1	0



no groups

$$\therefore \text{Sum} = \bar{A}\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} \\ = C(\bar{A}\bar{B} + AB) + \bar{C}(A \oplus B)$$


A \ BC	00	01	11	10
0	0	0	1	0
1	0	1	1	1

Carry = $AB + AC + BC$

Logic Gate for Sum.




Logic gate for carry



Half Subtractor

* use to Subtract one binary digit from another

* two output └─ Different
└─ Borrow



A	B	D	B _o
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

Full Subtractor

A	B	Bin	D	Bo
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Control Inventor

Multiplexer


It is a combinational circuit that select binary information from one to many input line and direct it to output line.

In multiplexer, always have one output.


Advantageous

- ↳ Reduce number of wires.
- ↳ Reduce circuit complexity & cost.
- ↳ Implementation of various circuit using multiplexer.

Symbol



I	S_1	S_2	Y
I_0	0	0	$Y = I_0$
I_1	0	1	$Y = I_1$
I_2	1	0	$Y = I_2$
I_3	1	1	$Y = I_3$



number of selector variable $\rightarrow m$,

$$m = \log_2 n$$

$$n = 2^m$$


n = number of input variable.

ex : number of input, 4,

$$m = \log_2 4$$


$$m = 2$$

4x1 multiplexer



S_1	S_2	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3


$$Y = \bar{S}_1 \bar{S}_2 I_0 + \bar{S}_1 S_2 I_1 + S_1 \bar{S}_2 I_2 + S_1 S_2 I_3$$



Combinational Circuit
4x1 multiplexer, using 2x1 multiplexer

Truth table for 4x1.

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3



4x1.

$n = \text{input} = 4$

$\frac{4}{2}$ (because we convert 2x1 multiplexer)

$\frac{4}{2} = 2$
 $\frac{2}{2} = 1$
 (divide until get 01)
 +
 (3) (2+1)


this is number of 2x1 multiplexer we get

find m ,

$$m = \log_2 4$$

$$m = 2$$


here $n = 2$
 $m = \log_2 2$



how to get selector value.


it get by 4x1 multiplexer's truth table,

think If we want $y = I_0$, can (0,0).
 output for out I_0 So should be 0 (truth table)



$I_2 \Rightarrow S_0 = 0$


then, from I_0 and I_2 ,
 we want to out I_0 ,
 according to truth table,



So we keep $S_1 = 0$




think if we want our want to set out put $Y = I_1$.

Out of for out I_1
So should be 1 (truth table)



combinational circuit building blocks

Example 01




Example 02

$8 \times 1 \rightarrow 4 \times 1$

w_1	w_2	w_3	f
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1


\Rightarrow

w_1	w_2	f
0	0	0
0	1	0
1	0	1
1	1	1



example 03.

$8 \times 1 \rightarrow 2 \times 1$





Shannon's Expansion Theorem.

Shannon's Expansion theorem express a given Logic function in term of select input and data input required for logic Synthesis using a multiplexer.

selector variable

$$f(w_1, w_2, \dots, w_n) = \bar{w}_1 \cdot f(0, w_2, w_3, \dots, w_n) + w_1 \cdot f(1, w_2, w_3, \dots, w_n)$$

ex:



ex: implement $f = \bar{w}_1 \bar{w}_3 + w_1 w_2 + w_1 w_3$ using 2-to-1 multiplexer.

according to shannon's expression


$$f = \bar{w}_1 f(0, w_2, w_3) + w_1 f(1, w_2, w_3)$$

now create function,

$$\begin{aligned} f &= \bar{w}_1 (1 \cdot \bar{w}_3 + 0 \cdot w_2 + 0 \cdot w_3) + w_1 (0 \cdot \bar{w}_3 + 1 \cdot w_2 + 1 \cdot w_3) \\ &= \bar{w}_1 (\bar{w}_3) + w_1 (w_2 + w_3). \end{aligned}$$



ans.



example 02


$$\begin{aligned}
 f(w_1, w_2, w_3) &= w_1 w_2 + w_1 w_3 + w_2 w_3 \\
 &= \bar{w}_1 f(0, w_2, w_3) + w_1 f(1, w_2, w_3) \\
 &= \bar{w}_1 (0 \times w_2 + 0 \times w_3 + w_2 w_3) + w_1 (1 \times w_2 + 1 \times w_3 + w_2 w_3)
 \end{aligned}$$

$f = w_1 w_2 + w_1 w_3 + w_2 w_3$ decomposition using w_1 gives,

$$f = \bar{w}_1 f$$

* off function w_1 $0 \times w_2$ $0 \times w_3$ $0 \times w_2 w_3$

$$\begin{aligned}
 f &= w_1 w_2 + w_1 w_3 + w_2 w_3 \\
 &= \bar{w}_1 f(0, w_2, w_3) + w_1 f(1, w_2, w_3) \\
 &= \bar{w}_1 (0 \times w_2 + 0 \times w_3 + w_2 w_3) + w_1 (1 \times w_2 + 1 \times w_3 + w_2 w_3) \\
 &= \bar{w}_1 (w_2 w_3) + w_1 (w_2 + w_3 + w_2 w_3) \\
 &= \bar{w}_1 (w_2 w_3) + w_1 (w_2 w_2 (1 + w_3) + w_3) \\
 &= \bar{w}_1 (w_2 w_3) + w_1 (w_2 + w_3)
 \end{aligned}$$




Let simplify this only using multiplexer,

$$\begin{aligned}
 \text{let } g &= w_2 w_3 \\
 &= 0 + w_2 w_3 \\
 &= \bar{w}_2 \cdot 0 + w_3 w_2 \\
 &= \bar{w}_2(0) + w_2(w_3) \\
 &\text{here selector is } w_2 / 2
 \end{aligned}$$

$$\begin{aligned}
 h &= w_2 + w_3 \\
 &= w_2 \cdot 1 + \bar{w}_2(w_3)
 \end{aligned}$$

expand both g
 & h function.
 using w_2
 - Shannon's
 Expansion



example

$f = \bar{w}_1 w_3 + w_2 w_3$ decomposition using w_1 gives.

$$= \bar{w}_1 (w_3 + w_2 \bar{w}_3) + w_1 (w_2 \bar{w}_3)$$


$$= \bar{w}_1 (\underbrace{w_2 + w_3}_{g}) + w_1 (\underbrace{w_2 \bar{w}_3}_{h})$$

$$g = w_2 + w_3$$

$$= w_2 \cdot 1 + \bar{w}_2(w_3)$$

$$h = w_2 \bar{w}_3$$

$$= w_2 \bar{w}_3 + \bar{w}_2(0)$$



(2x1 multiplexer)

if we want to show f using 4:1 multiplexer (with

$$f = \bar{w}_1 w_3 + w_2 \bar{w}_3$$

$$= \bar{w}_1 \bar{w}_2 (w_2 w_3) + \bar{w}_1 w_2 (w_2 w_3) + w_1 \bar{w}_2$$

changes of $w_1 w_2$

$$\bar{w}_1 \bar{w}_2$$

$$\bar{w}_1 w_2$$

$$w_1 \bar{w}_2$$

$$w_1 w_2$$

$$f = \bar{w}_1 w_3 + w_2 \bar{w}_3$$

$$\text{for } w_1 w_2 \quad f = \bar{w}_1 \bar{w}_2 (w_1=0, w_2=0) \quad \left. \begin{array}{l} 00 \text{ for } w_1 w_2 \\ 01 \text{ for } w_1 w_2 \\ 10 \text{ for } w_1 w_2 \\ 11 \text{ for } w_1 w_2 \end{array} \right\}$$


$$\bar{w}_1 w_2 = f(w_1=0, w_2=1)$$

$$w_1 \bar{w}_2 = f(w_1=1, w_2=0)$$

$$w_1 w_2 = f(w_1=1, w_2=1)$$

$$= \bar{w}_1 \bar{w}_2 (w_3) + \bar{w}_1 w_2 (w_3 + \bar{w}_3) + w_1 \bar{w}_2 (0 + 0) + w_1 w_2 (w_3)$$

$$= \bar{w}_1 \bar{w}_2 (w_3) + \bar{w}_1 w_2 (1) + w_1 \bar{w}_2 (0) + w_1 w_2 (w_3)$$



(this is not match with SP)


Example . 2 to 4 decoder.

Decoders

* ~~Decoder~~ Decoder Circuit. are used to decode encoded information.

* Decoders are also combinational Circuit.

* n input $\rightarrow 2^n$ out put.




E call Enable pin, it is not relevant.

There are three input (I_0, I_1, I_2) let's make truth table.


← input →			← output →								
I_2	I_1	I_0	O_7	O_6	O_5	O_4	O_3	O_2	O_1	O_0	
0	0	0	0	0	0	0	0	0	0	1	
0	0	1	0	0	0	0	0	0	1	0	
0	1	0	0	0	0	0	0	1	0	0	
0	1	1	0	0	0	0	1	0	0	0	
1	0	0	0	0	0	1	0	0	0	0	
1	0	1	0	0	1	0	0	0	0	0	
1	1	0	0	1	0	0	0	0	0	0	
1	1	1	1	0	0	0	0	0	0	0	

Example 2 to 4 decoder.




truth table.

	E	w_1	w_0	y_3	y_2	y_1	y_0
w_0	1	0	0	0	0	0	1
w_1	1	0	1	0	0	1	0
w_2	1	1	0	0	1	0	0
w_3	1	1	1	1	0	0	0
	0	X	X	0	0	0	0



Example. 3 to 8 decoder \Rightarrow 2 to 4 decoder



Demultiplexer

one input, Many output

$n \rightarrow$ number of output line
 $m \rightarrow$ Selector variable

$$n = 2^m \quad \left\{ \begin{array}{l} m = \log_2 n \end{array} \right.$$


Encoders

2^n input \rightarrow n output

2ⁿ binary encoder

: 4 to 2 binary encoder


truth table



w_3	w_2	w_1	w_0	y_1	y_0
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

here, $y_1 = w_3 + w_2$

$y_0 = w_3 + w_1$




PP Priority Encoders,

* each input has priority level associated with it.

(Assume)

4 to 2 encoder



Truth table.

w ₃	w ₂	w ₁	w ₀	y ₁	y ₀
0	0	0	0	X	X
0	0	0	1	0	0
0	0	1	X	0	1
0	1	X	X	1	0
1	X	X	X	1	1

← When all the input are zero output is don't care

← When w₀ is 1, y₁ & y₀ → 0

← When w₁ is 1, then w₀ don't care (because Priority of w₁ > w₀)

← When w₂ is 1, then w₁ & w₀ are don't care, because Priority of w₂ > w₁ & w₀

lets make equation for y₀ and y₁ using Karnaugh map

for y₀

w₃ w₂

w ₁ w ₀	00	01	11	10
00	X	0	1	1
01	0	0	0	0
11	X	X	X	X
10	1	1	1	1

← when w₁ is 1, y₀ is 1

← when w₂ is 1, y₀ is 0

← there for this row is contradiction. ∴ we put X mark

when w₃ is 1, y₀ is 1

$$y_0 = w_3 + \bar{w}_2 w_1$$

for y_1

$w_3 \backslash w_2$	$w_1 w_0$	00	01	11	10
00	X	0	0	0	0
01		1	1	1	1
11		1	1	1	1
10		1	1	1	1

$$y_1 = w_2 + w_3$$

∴ the output of Priority encoder

$$\begin{aligned}
 &= y_1 + y_0 \\
 &= w_2 + w_3 + w_3 + \bar{w}_2 w_1 \\
 &= w_2 + w_3 + \bar{w}_2 w_1 \\
 &= \underline{\underline{w_2 + w_1 + w_2 + w_3}}
 \end{aligned}$$

let the output of Priority encoder is Z .

$\underline{\underline{Z = w_0 + w_1 + w_2 + w_3}}$ (one of the input is 1 Z goes to 1)


the output,

$$\underline{\underline{Z = \bar{w}_3 \bar{w}_2 \bar{w}_1 w_0 + \bar{w}_3 \bar{w}_2 w_1 + \bar{w}_3 w_2 + w_3}}$$

code converter.

binary to BCD.

ex: 7 Segment display



a-g outputs.

4 input because g has for digit

truth table.

w ₃	w ₂	w ₁	w ₀	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	0	0	1
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	0	1	1

0 for represent 0

1 for represent 1