CS1050 Computer Organization and Digital Design Lab 9-10 - Nanoprocessor Design Competition

Team members(Group 81):

- ➤ Akshiya R. 210025T
- > Praveenasarma B. 210493A

Lab task

This lab focused on the design of a 4-bit Nanoprocessor capable of efficiently executing four instructions. In order to create the circuit, we extended and improved several components that were developed in the previous labs. These components include a 4-bit Add/Subtract unit, a 3-bit adder, a 3-bit Program Counter (PC), k-way b-bit multiplexers, a Register Bank, a Program ROM, an Instruction Decoder, a 7-Segment Display, and a slow clock.

To simplify the design, we utilized 3, 4, and 12-bit buses for connecting the various components instead of using numerous wires. Since the nanoprocessor only understands machine language, we provided the instructions as binary values and hardcoded the program into the Program ROM. Additionally, we used a slow clock to drive the nanoprocessor, enabling us to observe the changes as the program executed at a reduced clock rate. We also conducted simulations to verify the functionality of each component by comparing their expected inputs and outputs.

As this was a team project, we distributed the workload among the two members equally. If one person did one component, otherone verified whether it is correct or not. We made some mistakes and by discussing them, we corrected them. Upon completion of the lab, we successfully designed and developed a 4-bit Arithmetic Unit capable of adding and subtracting signed integers, k-way b-bit Multiplexers, a Program ROM, and an Instruction Decoder to activate the necessary components within the Nano Processor. We verified the functionality through simulations and implemented the design on a BASYS3 board.

Assembly program and its machine code representation

	Assembly program	Machine code representation
Add 3 by looping	MOVI R4,3	"101000000011"
	MOVI R6,1	"101100000001"
	NEG R6	"011100000000"
	ADD R7,R4	"001111000000"
	ADD R4,R6	"001001100000"
	JZR R4,7	"111000000111"
	JZR R0,3	"11000000011"
	JZR R4,7	"111000000111"
Program to display 10	MOVI R7,10	"101110001010"
to 0	MOVI R2,1	"100100000001"
	NEG R2	"010100000000"
	ADD R7,R2	"001110100000"
	JZR R7,7	"111110000111"
	JZR R0,3	"11000000011"
	JZR R1,7	"110010000111"
	JZR R1,6	"110010000110"
Move 1,2,3 to three	MOVI R7,1	"101110000001"
registers R7,R6,R5	MOVI R6,2	"101100000010"
respectively. Add R6 to	MOVI R5,3	"101010000011"
R7 and store in R7. Add	ADD R7,R6	"001111100000"
R5 to R7 and store in	ADD R7,R5	"001111010000"
R7. Adding 1,2,3 by	JZR R0,5	"11000000101"
storing each value in	JZR R0,5	"11000000101"
each register.	JZR R0,7	"11000000111"

Contribution of team members

Team Member	Contribution	Time spent
Akshiya R.	3-bit adder 3-bit Program Counter (PC) 2-way 3-bit multiplexer Program ROM	25 hours
Praveenasarma B.	2-way 4-bit multiplexer 8-way 4-bit multiplexers 4-bit Add/Subtract unit Register Bank	25 hours
Together	Instruction Decoder NanoProcessor(Combined all components and debugged)	20 hours

Components of Nanoprocessor and their functions

Component	Function	Structure
4-bit Add/Subtract unit	When two four bits are given as input, it will add or subtract one from another and give the output. It will indicate if there is an overflow or if the output is zero.	It has four full adders within it. Add_Sub_Select signal decides whether to do addition or subtraction.
3-bit adder	It increments the address by one.	It has 3 full adders inside it.
3-bit Program Counter (PC)	Carries the address of next instruction to be executed	It has 3 D-Flip Flops inside.
2-way 3-bit multiplexer	It will decide whether to select either address from 3-bit adder or jump address from the instruction decoder.	
2-way 4-bit multiplexer	It takes either immediate value or value from the	

	Add/Sub Unit based on the signal from load select. Then the value is passed to the register bank.	
8-way 4-bit multiplexer	It will select, from which register the data has to be taken and passed to the add/sub unit.	It has three 8-to-1 Multiplexers.
Register Bank	4 bit data get stored into the registers in the register bank	There are 8 registers and a 3-to-8 decoder inside it. 3-to-8 decoder selects the register in which the input values should be stored.
Program ROM	It stores the assembly program. In each ROM, 12 bit instructions are stored.	It has 8 ROMs inside. Memory select selects which program has to be executed and sends the instruction to the instruction decoder.
Instruction Decoder	It decodes the instructions and transmits signals to control various components of the system. These signals include register enable for 3-to-8 decoder in the register bank, load select for managing a 2-way 4-bit multiplexer, add/sub select for a 4-bit add/sub unit, register select for choosing a specific 8-way 4-bit multiplexer, and jump flag for a 2-way 3-bit multiplexer. It also sends the values such as immediate value and address to jump.	It has a 2-to-4 decoder to decode and find which operation has to be executed.






Figure 1 - High-level diagram of the nanoprocessor.

Image from: Lab file

1. 4-bit add/sub unit



Schematic



Add_Sub_4.vhd


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Add Sub 4 is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           Add Sub Select : in STD LOGIC;
            Zero:out std logic;
           Overflow :out STD LOGIC;
            S : out STD LOGIC VECTOR (3 downto 0));
end Add Sub 4;
architecture Behavioral of Add Sub 4 is
COMPONENT FA
    Port ( A : in STD LOGIC;
           B : in STD_LOGIC;
           C_in : in STD_LOGIC;
            S : out STD LOGIC;
            C out : out STD LOGIC);
END COMPONENT;
SIGNAL FAO C, FA1 C, FA2 C, FA3 C: STD LOGIC;
SIGNAL B 0,B 1,B 2,B 3: STD LOGIC;
SIGNAL FA_Sum : STD_LOGIC_VECTOR (3 downto 0);
begin
    B 0 <= B(0) XOR Add Sub Select;
    B 1 <= B(1) XOR Add Sub Select;
    B 2 <= B(2) XOR Add Sub Select;
    B_3 <= B(3) XOR Add_Sub_Select;</pre>
    FA 0 : FA
    PORT MAP ( A \Rightarrow A(0),
               B \Rightarrow B 0,
               C_in => Add_Sub_Select,
               S \Rightarrow FA_Sum(0),
               C_out => FA0_C);
    FA 1 : FA
    PORT MAP ( A \Rightarrow A(1),
               B \Rightarrow B_1,
```

```
C_in => FA0_C,
                 S \Rightarrow FA Sum(1)
                 C out => FA1 C);
    FA 2 : FA
     PORT MAP ( A \Rightarrow A(2),
               B \Rightarrow B_2,
              C_in => FA1_C,
               S \Rightarrow FA Sum(2)
              C_out => FA2_C);
   FA_3 : FA
   PORT MAP ( A \Rightarrow A(3),
               B \implies B 3,
              C_in => FA2_C,
               S \Rightarrow FA_Sum(3),
               C \text{ out } \Rightarrow FA3 C);
   Overflow <= FA2 C xor FA3 C;
   Zero <= not(FA_Sum(0) or FA_Sum(1) or FA_Sum(2) or FA_Sum(3));</pre>
   S <= FA Sum;
end Behavioral;
```

TB_Add_Sub_4.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Add Sub 4 is
-- Port ( );
end TB Add Sub 4;
architecture Behavioral of TB Add Sub 4 is
component Add_Sub_4
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD_LOGIC_VECTOR (3 downto 0);
           Add Sub_Select : in STD_LOGIC;
           Zero:out std logic;
           Overflow :out STD_LOGIC;
           S : out STD LOGIC VECTOR (3 downto 0));
end component;
SIGNAL A,B,S : STD LOGIC VECTOR (3 downto 0);
    SIGNAL Add Sub Select, Overflow, Zero : STD LOGIC;
```


```
begin
   uut: Add_Sub_4 PORT MAP (
         A \Rightarrow A
         B \Rightarrow B,
         Add_Sub_Select => Add_Sub_Select,
         s \Rightarrow s,
         Zero => Zero,
         Overflow => Overflow
        );
process
  begin
-- Group Members Index numbers' binary form
11 0011 0110 0011 1101
-- 210493A
-- unique 4bit numbers from index numbers=> 0011, 0100, 0110, 1001,1101
       A <= "0100";
       B <= "0011";
       Add_Sub_Select <= '0';</pre>
       wait for 20ns;
       A <= "1001";
       B <= "0110";
       Add Sub Select <= '1';
       wait;
       end process;
end Behavioral;
```




Note: Timing diagram can be verified by the following way:

If Add_Sub_Select is zero, inputs A and B will be added. If Add_Sub_Select is one, B will be subtracted from A.

2. 3-bit adder



Schematic



Adder_3.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Adder 3 is
    Port ( Address In : in STD LOGIC VECTOR (2 downto 0);
           Address Out : out STD LOGIC VECTOR (2 downto 0));
end Adder 3;
architecture Behavioral of Adder 3 is
COMPONENT FA
    Port ( A : in STD LOGIC;
           B : in STD_LOGIC := '0';
           C in : in STD LOGIC;
           S : out STD LOGIC;
           C_out : out STD_LOGIC);
END COMPONENT;
signal FA S, FA C : std logic vector(2 downto 0);
begin
    FA 0 : FA
        PORT MAP ( A => Address In (0),
                  C_in => '1',
                  S \Rightarrow FA S(0),
                  C_out => FA_C(0));
    FA 1 : FA
        PORT MAP( A => Address_In(1),
                  C_in => FA_C(0),
                  S => FA S(1),
                  C_out => FA_C(1));
    FA 2 : FA
        PORT MAP( A => Address_In(2),
```

TB_Adder_3.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Adder_3 is
-- Port ( );
end TB Adder 3;
architecture Behavioral of TB_Adder_3 is
component Adder 3
    Port ( Address In : in STD LOGIC VECTOR (2 downto 0);
           Address Out : out STD LOGIC VECTOR (2 downto 0));
end component;
SIGNAL Address In, Address Out : STD LOGIC VECTOR (2 downto 0);
begin
    uut: Adder 3 PORT MAP (
         Address_In => Address_In,
         Address Out => Address Out
        );
        process
        begin
        -- Group Members Index numbers' binary form
```

```
-- 210025T
                       110 011 010 001 101 001
       -- 210493A 110 011 011 000 111 101
       -- unique 3bit numbers from index numbers for Address_In=>110,
011, 010, 001, 000, 101, 111
       Address In <= "110";
       wait for 20ns;
       Address_In <= "011";
       wait for 20ns;
       Address_In <= "010";
       wait for 20ns;
       Address_In <= "001";
       wait for 20ns;
       Address_In <= "000";
       wait;
       end process;
end Behavioral;
```




Note: Timing diagram can be verified by the following way:

Address_Out will be one more than Address_In.

3. 3-bit Program Counter (PC)

Schematic



Program_Counter_3.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
```


```
-use UNISIM.VComponents.all;
entity Program Counter 3 is
    Port ( Address : in STD LOGIC VECTOR (2 downto 0);
          Res : in STD LOGIC;
           Clk : in STD LOGIC;
           MemorySelect : out STD_LOGIC_VECTOR (2 downto 0));
end Program Counter 3;
architecture Behavioral of Program_Counter_3 is
component D_FF
   port (
   D : in STD LOGIC;
   Res: in STD LOGIC;
   Clk : in STD LOGIC;
   Enable: in std logic:='1';
   Q : out STD LOGIC;
   Qbar : out STD_LOGIC);
end component;
begin
    D_FF0 : D_FF
        port map (
           D => Address(0),
           Res => Res,
           Clk => Clk,
            Q => MemorySelect(0)
            );
    D_FF1 : D_FF
        port map (
            D => Address(1),
           Res => Res,
           Clk => Clk,
            Q => MemorySelect(1)
            );
    D FF2 : D FF
         port map (
           D => Address(2),
           Res => Res,
```

```
Clk => Clk,
Q => MemorySelect(2)
);
end Behavioral;
```

TB_Program_Counter_3.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Program Counter 3 is
-- Port ( );
end TB Program Counter 3;
architecture Behavioral of TB Program Counter 3 is
component Program Counter 3 is
    Port ( Address : in STD LOGIC VECTOR (2 downto 0);
           Res : in STD LOGIC;
           Clk : in STD LOGIC;
           MemorySelect : out STD LOGIC VECTOR (2 downto 0));
end component;
signal Clk : STD LOGIC := '0';
signal Res: STD LOGIC;
 signal Address, MemorySelect: STD LOGIC VECTOR(2 downto 0);
begin
    UUT: Program_Counter_3
       PORT MAP (
        Clk => Clk,
        Address => Address,
        Res => Res,
        MemorySelect => MemorySelect
```

```
);
   process
            begin
            wait for 5ns;
            Clk <= Not(Clk);</pre>
            end process;
-- Group Members Index numbers' binary form
-- 210025T
               110 011 010 001 101 001
-- 210493A
               110 011 011 000 111 101
-- unique 3 bit numbers from index numbers for =>110, 011, 010, 001,
000, 101, 111
process
     begin
            Res <= '1';
            wait for 100ns;
            Res <= '0';
            Address <= "110";
            wait for 100ns;
            Address <= "011";
            wait for 100ns;
            Address <= "010";
            wait for 100ns;
            Address <= "001";
            wait for 100ns;
            Address <= "000";
            wait for 100ns;
            Address <= "101";
            wait for 100ns;
            Address <= "111";
            wait for 100ns;
            Res <= '1';
            wait;
end process;
end Behavioral;
```




Note: Timing diagram can be verified by the following way:

Input has to be equal to the output. Address and MemorySelect values have to be the same.

4. 2-way 3-bit multiplexer

Schematic



Multiplexer_2_3.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Multiplexer 2 3 is
    Port ( Address Out : in STD LOGIC VECTOR (2 downto 0);
           Address_to_Jump : in STD_LOGIC_VECTOR (2 downto 0);
           Jump_Flag : in STD_LOGIC;
           Address_to_PC : out STD_LOGIC_VECTOR (2 downto 0));
end Multiplexer 2 3;
architecture Behavioral of Multiplexer 2 3 is
begin
     process(Jump Flag,Address Out,Address to Jump)
          begin
              if (Jump Flag = '0') then
                 Address to PC <= Address Out;
                  Address to PC <= Address to Jump;
              end if;
      end process;
--Simplified code
   Address to PC <= Address Out when Jump Flag = '0' else
Address to Jump;
end Behavioral;
```


TB_Multiplexer_2_3.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Multiplexer 2 3 is
-- Port ( );
end TB Multiplexer 2 3;
architecture Behavioral of TB Multiplexer 2 3 is
component Multiplexer 2 3 is
    Port ( Address Out : in STD LOGIC VECTOR (2 downto 0);
           Address to Jump : in STD LOGIC VECTOR (2 downto 0);
           Jump Flag : in STD LOGIC;
           Address to PC : out STD LOGIC VECTOR (2 downto 0));
end component;
signal Address Out, Address to Jump, Address to PC : STD LOGIC VECTOR (2
downto 0);
signal Jump Flag : STD LOGIC;
begin
    UUT : Multiplexer 2 3
    PORT MAP ( Address Out => Address Out,
              Address_to_Jump => Address_to_Jump,
              Jump Flag => Jump Flag,
              Address to PC => Address to PC);
     process
     begin
      Jump Flag <= '0';
     wait for 40ns;
     Jump Flag <= '1';</pre>
     wait for 40ns;
     end process;
     process
     begin
        -- Group Members Index numbers' binary form
         -- 210025T 110 011 010 001 101 001
         -- 210493A 110 011 011 000 111 101
         -- unique 3 bit numbers from index numbers=>110, 011, 010,
001, 000, 101, 111
        Address Out<="110";
        Address to Jump<="011";
        wait for 40ns;
```

```
Address_Out<="010";
Address_to_Jump<="001";
wait for 40ns;

Address_Out<="000";
Address_to_Jump<="101";
wait for 40ns;
end process;

end Behavioral;
```




Note: Timing diagram can be verified by the following way:

When the jump flag is low(0), Address_Out has to be equal to the Address_to_PC. When the jump flag is high(1), Address_Out has to be equal to the Address_to_Jump.

5. 2-way 4-bit multiplexer

Schematic



Multiplexer_2_4.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Multiplexer 2 4 is
    Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           Load_Select : in STD_LOGIC;
           Mux Out : out STD LOGIC VECTOR (3 downto 0));
end Multiplexer 2 4;
architecture Behavioral of Multiplexer 2 4 is
begin
--process(Load_Select,A,B)
     begin
         if (Load_Select = '1') then
             Mux Out <= B;
          else
             Mux Out <= A;
     end process;
    --Simplified code
   Mux_Out <= A when Load_Select = '0' else B;</pre>
```

TB_Multiplexer_2_4.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB Multiplexer 2 4 is
-- Port ( );
end TB Multiplexer 2 4;
architecture Behavioral of TB Multiplexer 2 4 is
component Multiplexer 2 4 is
    Port ( A : in STD LOGIC VECTOR (3 downto 0);
           B : in STD LOGIC VECTOR (3 downto 0);
           Load Select : in STD LOGIC;
           Mux Out : out STD LOGIC VECTOR (3 downto 0));
end component;
signal A,B,Mux_Out : STD_LOGIC_VECTOR (3 downto 0);
signal Load Select : STD LOGIC;
begin
   UUT : Multiplexer 2 4
    PORT MAP ( A => A,
              B \Rightarrow B
              Load Select => Load Select,
              Mux Out => Mux Out);
     process
     begin
      Load Select <= '0';</pre>
     wait for 40ns;
      Load Select <= '1';</pre>
     wait for 40ns;
      end process;
      process
      begin
         -- Group Members Index numbers' binary form
         -- 210025T 11 0011 0100 0110 1001
                        11 0011 0110 0011 1101
         -- 210493A
         -- unique 4bit numbers from index numbers=> 0011, 0100, 0110,
1001, 1101
```

```
A<="0011";
B<="0100";
wait for 40ns;


A<="0110";
B<="1001";
wait for 40ns;

A<="1101";
B<="0011";
wait for 40ns;

A<="0100";
B<="0110";
wait for 40ns;

end process;

end Behavioral;
```




Note: Timing diagram can be verified by the following way:

When Load_Select is low(0), Mux_Out is equal to A and when Load_Select is high(1), Mux_Out is equal to B.

6. 8-way 4-bit multiplexer

Schematic



Multiplexer_8_4.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Multiplexer_8_4 is
    Port ( Reg0 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg1_Out : in STD_LOGIC_VECTOR (3 downto 0);
           Reg2 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg3_Out : in STD_LOGIC_VECTOR (3 downto 0);
           Reg4 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg5_Out : in STD_LOGIC_VECTOR (3 downto 0);
           Reg6 Out : in STD LOGIC VECTOR (3 downto 0);
```

```
Reg7 Out : in STD LOGIC VECTOR (3 downto 0);
           Register select : in STD LOGIC VECTOR (2 downto 0);
           Mux Out : out STD LOGIC VECTOR (3 downto 0));
end Multiplexer 8 4;
architecture Behavioral of Multiplexer 8 4 is
    component Mux 8 to 1
    Port ( S : in std logic vector(2 downto 0);
           D : in std_logic_vector(7 downto 0);
           Y : out std logic
          );
end component;
begin
Mux 8 to 1 0: Mux 8 to 1
   port map (
        D(0) \Rightarrow Reg0 Out(0),
        D(1) \Rightarrow Reg1 Out(0),
        D(2) \Rightarrow Reg2 Out(0),
        D(3) => Reg3 Out(0),
        D(4) => Reg4_Out(0),
        D(5) => Reg5 Out(0),
        D(6) => Reg6_Out(0),
        D(7) \Rightarrow Reg7 Out(0),
        S => Register_select,
        Y => Mux Out(0)
    );
Mux 8 to 1 1: Mux 8 to 1
   port map (
        D(0) => Reg0_Out(1),
        D(1) => Reg1 Out(1),
        D(2) => Reg2 Out(1),
        D(3) => Reg3_Out(1),
        D(4) \Rightarrow Reg4 Out(1),
        D(5) => Reg5_Out(1),
        D(6) => Reg6 Out(1),
        D(7) => Reg7_Out(1),
        S => Register select,
        Y => Mux Out(1)
    );
```

```
Mux 8 to 1 2: Mux 8 to 1
    port map (
         D(0) \Rightarrow Reg0 Out(2),
         D(1) => Reg1 Out(2),
         D(2) \Rightarrow Reg2 Out(2),
         D(3) => Reg3 Out(2),
         D(4) \Rightarrow Reg4 Out(2),
         D(5) \Rightarrow Reg5 Out(2),
         D(6) => Reg6 Out(2),
         D(7) => Reg7_Out(2),
         S => Register select,
         Y => Mux Out(2)
    );
Mux 8 to 1 3: Mux 8 to 1
    port map (
         D(0) \Rightarrow Reg0 Out(3),
         D(1) \Rightarrow Reg1 Out(3),
         D(2) => Reg2_Out(3),
         D(3) \Rightarrow Reg3 Out(3),
         D(4) \Rightarrow Reg4 Out(3),
         D(5) => Reg5_Out(3),
         D(6) => Reg6 Out(3),
         D(7) => Reg7_Out(3),
         S => Register select,
         Y => Mux_Out(3)
    );
end Behavioral;
```

TB_Multiplexer_8_4.vhd


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;


-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
```

```
-use UNISIM.VComponents.all;
entity TB Multiplexer 8 4 is
-- Port ( );
end TB Multiplexer 8 4;
architecture Behavioral of TB Multiplexer 8 4 is
component Multiplexer 8 4 is
    Port ( Reg0 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg1 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg2 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg3 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg4 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg5 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg6_Out : in STD_LOGIC_VECTOR (3 downto 0);
           Reg7_Out : in STD_LOGIC_VECTOR (3 downto 0);
           Register select : in STD LOGIC VECTOR (2 downto 0);
           Mux Out : out STD LOGIC VECTOR (3 downto 0));
end component;
SIGNAL
Reg0 Out,Reg1 Out,Reg2 Out,Reg3 Out,Reg4 Out,Reg5 Out,Reg6 Out,Reg7 Out
,Mux Out :STD LOGIC VECTOR (3 downto 0);
signal Register_select : STD_LOGIC_VECTOR (2 downto 0);
begin
   UUT: Multiplexer 8 4
    PORT MAP ( Reg0 Out =>Reg0 Out,
              Reg1 Out =>Reg1 Out,
              Reg2 Out =>Reg2 Out,
              Reg3 Out =>Reg3 Out,
              Reg4 Out =>Reg4 Out,
              Reg5 Out =>Reg5 Out,
              Reg6 Out =>Reg6 Out,
              Reg7 Out =>Reg7 Out,
              Register select =>Register select,
              Mux Out => Mux Out);
        process
        begin
        Reg0 Out<="0000";
        Reg1 Out<="0001";</pre>
```


```
Reg2 Out<="0010";
        Reg3 Out<="0011";</pre>
        Reg4 Out<="0100";</pre>
        Reg5 Out<="0101";</pre>
        Reg6 Out<="0110";
        Reg7 Out<="0111";</pre>
        wait;
        end process;
        process
        begin
             -- Group Members Index numbers' binary form
             -- 210025T 110 011 010 001 101 001
             -- 210493A
                              110 011 011 000 111 101
             -- unique 3 bit numbers from index numbers=>110, 011, 010,
001, 000, 101, 111
             Register select <= "110";</pre>
             wait for 40ns;
             Register_select <= "011";</pre>
             wait for 40ns;
             Register select <= "010";</pre>
             wait for 40ns;
             Register_select <= "001";</pre>
             wait for 40ns;
             Register select <= "000";</pre>
             wait for 40ns;
             Register select <= "101";</pre>
             wait for 40ns;
             Register_select <= "111";</pre>
             wait for 40ns;
        end process;
end Behavioral;
```





7. Register Bank

Schematic



RegisterBank.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity RegisterBank is
    Port ( Register_enable : in STD_LOGIC_VECTOR (2 downto 0); --To
select the register
           Clk : in STD LOGIC;
           Reset : in STD LOGIC;
           Data_Input : in STD_LOGIC_VECTOR (3 downto 0);
           Reg0 Out : out STD LOGIC VECTOR (3 downto 0);
           Reg1 Out : out STD LOGIC VECTOR (3 downto 0);
           Reg2 Out : out STD LOGIC VECTOR (3 downto 0);
           Reg3 Out : out STD LOGIC VECTOR (3 downto 0);
           Reg4 Out : out STD LOGIC VECTOR (3 downto 0);
           Reg5 Out : out STD LOGIC VECTOR (3 downto 0);
           Reg6 Out : out STD LOGIC VECTOR (3 downto 0);
           Reg7_Out : out STD_LOGIC_VECTOR (3 downto 0)
           );
end RegisterBank;
architecture Behavioral of RegisterBank is
component Register_4
   port(
       D : in STD LOGIC VECTOR (3 downto 0);
       En : in STD LOGIC;
       Reset : in STD LOGIC;
      Clk : in STD LOGIC;
       Q : out STD LOGIC VECTOR (3 downto 0)
    );
end component;
component Decoder 3 8
   port(
        I : in STD_LOGIC_VECTOR (2 downto 0);
        En : in STD_LOGIC;
        Y : OUT STD LOGIC VECTOR (7 downto 0)
    );
end component;
```

```
SIGNAL Y : STD_LOGIC_VECTOR (7 downto 0);
begin
Decoder_3_to_8_0: Decoder_3_8
   port map(
        I => Register enable,
       En => '1',
       Y => Y
    );
Reg_0: Register_4
   port map (
       D=>"0000",
       En=>Y(0),
       Reset => Reset,
       Clk=>Clk,
       Q=>Reg0_Out
    );
Reg 1: Register 4
   port map(
       D=>Data Input,
       En=>Y(1),
       Reset => Reset,
       Clk=>Clk,
       Q=>Reg1 Out
    );
Reg_2: Register_4
   port map(
       D=>Data_Input,
       En=>Y(2),
       Reset => Reset,
       Clk=>Clk,
       Q=>Reg2 Out
       );
Reg_3: Register_4
   port map (
       D=>Data_Input,
       En=>Y(3),
       Reset => Reset,
```

```
Clk=>Clk,
        Q=>Reg3_Out
    );
Reg_4: Register_4
   port map (
       D=>Data_Input,
        En=>Y(4),
       Reset => Reset,
       Clk=>Clk,
        Q=>Reg4_Out
    );
Reg_5: Register_4
   port map(
       D=>Data_Input,
       En=>Y(5),
       Reset => Reset,
       Clk=>Clk,
       Q=>Reg5_Out
       );
Reg_6: Register_4
   port map(
       D=>Data Input,
       En=>Y(6),
       Reset => Reset,
       Clk=>Clk,
       Q=>Reg6_Out
    );
Reg_7: Register_4
   port map(
        D=>Data_Input,
       En=>Y(7),
       Reset => Reset,
       Clk=>Clk,
       Q=>Reg7 Out
    );
end Behavioral;
```

TB_RegisterBank.vhd


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TB RegisterBank is
-- Port ( );
end TB RegisterBank;
architecture Behavioral of TB RegisterBank is
component RegisterBank
    Port ( Register enable : in STD LOGIC VECTOR (2 downto 0); --To
select the register
      Clk : in STD LOGIC;
       Reset : in STD LOGIC;
       Data Input : in STD LOGIC VECTOR (3 downto 0);
       Reg0 Out : out STD LOGIC VECTOR (3 downto 0);
       Reg1_Out : out STD_LOGIC_VECTOR (3 downto 0);
       Reg2 Out : out STD LOGIC VECTOR (3 downto 0);
       Reg3 Out : out STD LOGIC VECTOR (3 downto 0);
       Reg4 Out : out STD LOGIC VECTOR (3 downto 0);
       Reg5 Out : out STD LOGIC VECTOR (3 downto 0);
       Reg6 Out : out STD LOGIC VECTOR (3 downto 0);
       Reg7 Out : out STD LOGIC VECTOR (3 downto 0)
       );
end component;
Signal Register enable : STD LOGIC VECTOR (2 downto 0);
Signal Clk : STD LOGIC:='0';
Signal Reset : STD LOGIC;
Signal Data Input : STD LOGIC VECTOR (3 downto 0);
signal
Reg0 Out,Reg1 Out,Reg2 Out,Reg3 Out,Reg4 Out,Reg5 Out,Reg6 Out,Reg7 Out
: STD LOGIC VECTOR(3 downto 0);
begin
UUT:RegisterBank
   port map (
   Clk => Clk,
   Register enable => Register enable,
   Reset => Reset,
```

```
Data Input => Data Input,
    Reg0_Out=> Reg0_Out,
    Reg1_Out=> Reg1_Out,
    Reg2 Out=> Reg2 Out,
    Reg3 Out=> Reg3 Out,
    Reg4 Out=> Reg4 Out,
    Reg5_Out=> Reg5_Out,
    Reg6_Out=> Reg6_Out,
    Reg7_Out=> Reg7_Out
    );
process
 begin
      Wait for 40ns;
      Clk<=NOT(Clk);</pre>
end process;
process
   begin
-- Group Members Index numbers' binary form
-- 210025T 11 0011 0100 0110 1001
-- 210493A
                11 0011 0110 0011 1101
-- unique 4bit numbers from index numbers=> 0011, 0100, 0110, 1001,
1101
        Register_enable<="001";</pre>
        Data Input<="0011";</pre>
        wait for 100ns;
        Register enable<="010";</pre>
        Data_Input<="0100";</pre>
        wait for 100ns;
        Register_enable<="011";</pre>
        Data Input<="0110";</pre>
        wait for 100ns;
        Reset <='1';
        wait for 100ns;
        Reset <= '0';
        Register enable<="010";</pre>
        Data_Input<="1001";</pre>
```

```
wait for 100ns;

Register_enable<="100";
    Data_Input<="1101";
    wait ;
end process;
end Behavioral;</pre>
```

Timing diagram




Note: Timing diagram can be verified by the following way:

If Reset equals to 1, data in all registers have to become zero. If Data_Input is 3 and Register-enable is 1, Register1_Out will be 3. If Data_Input is 4 and Register-enable is 2, Register2_Out will be 4.

8. Program ROM

Schematic



Program_ROM.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric std.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Program ROM is
    Port ( MemorySelect : in STD_LOGIC_VECTOR (2 downto 0);
           Instruction : out STD_LOGIC_VECTOR (11 downto 0));
end Program ROM;
architecture Behavioral of Program ROM is
type rom_type is array (0 to 7)of std_logic_vector (11 downto 0);
signal P_ROM : rom_type := (
          --Add 3 by looping
          "101000000011", -- MOVI R4,3
```

```
"101100000001", -- MOVI R6,1
          "011100000000", -- NEG R6
          "001111000000", -- ADD R7,R4
          "001001100000", -- ADD R4,R6
          "111000000111", -- JZR R4,7
          "11000000011", -- JZR R0,3
          "111000000111" -- JZR R4,7
         --Program to display 10 to 0
         --"101110001010", --0 Move R7 10
         --"100100000001", --1 Move R2 01
         --"010100000000", --2 Neg R2
         --"001110100000", --3 R7<- R7+R2
         --"111110000111", --4 JMP R7=0 PR7
         --"110000000011", --5 JMP R0=0 PR3
         --"110010000111", --6
         --"110010000110" --7
         -- Add 1,2,3 to three registers R7,R6,R5 respectively.
         -- Add R6 to R7 and store in R7
         -- Add R5 to R7 and store in R7
         -- Adding 1,2,3 by storing each value in each registers.
         --"101110000001", -- 0-- MOVI R7,1
         --"101100000010", -- 1-- MOVI R6,2
         --"101010000011", -- 2-- MOVI R5,3
         --"001111100000", -- 3-- ADD R7,R6
         --"001111010000", -- 4-- ADD R7,R5
         --"110000000101", -- 5-- JZR R0,5
         --"110000000101", -- 6-- JZR R0,5
         --"110000000111" -- 7-- JZR R0,7
    );
begin
    Instruction <= P ROM(to integer(unsigned(MemorySelect)));</pre>
end Behavioral;
```

TB_Program_Rom.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
```

```
- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB_Program_Rom is
   -- Port ();
end TB Program Rom;
architecture Behavioral of TB Program Rom is
component Program ROM
     Port ( MemorySelect : in STD_LOGIC_VECTOR (2 downto 0);
     Instruction : out STD LOGIC VECTOR (11 downto 0));
end component;
signal MemorySelect:STD LOGIC VECTOR (2 downto 0);
signal Instruction: STD LOGIC VECTOR (11 downto 0);
begin
    UUT : Program ROM
        port map(
            MemorySelect => MemorySelect,
            Instruction => Instruction
        );
process
    begin
        -- Group Members Index numbers' binary form
        -- 210025T 110 011 010 001 101 001
                       110 011 011 000 111 101
        -- 210493A
        -- unique 3bit numbers from index numbers=> 110, 011, 010, 001,
000, 101, 111
        MemorySelect <= "110";</pre>
        wait for 100ns;
        MemorySelect <= "011";</pre>
        wait for 100ns;
        MemorySelect <= "010";</pre>
```

```
wait for 100ns;

MemorySelect <= "001";
    wait for 100ns;


MemorySelect <= "000";
    wait for 100ns;

MemorySelect <= "101";
    wait for 100ns;

MemorySelect <= "111";
    wait;
end process;
end Behavioral;</pre>
```

Timing diagram

1)If 1,2,3 are stored in three registers and then added



Note: Timing diagram can be verified by the following way:

Instruction 'c05' means '110000000101'.

c => 1100

0 => 0000

5 => 0101


The following instruction set is given in the lab sheet.

Table 1 - Instruction Set.

Instruction	Description	Format (12-bit instruction)
MOVI R, d	Move immediate value d to register R, i.e., $R \leftarrow d$ R $\in [0, 7]$, $d \in [0, 15]$	10RRR000dddd
ADD Ra, Rb	Add values in registers Ra and Rb and store the result in Ra, i.e., Ra ← Ra + Rb	0 0 Ra Ra Ra Rb Rb Rb 0 0 0 0
	Ra, Rb ∈ [0, 7]	
NEG R	2's complement of registers R, i.e., R ← – R R ∈ [0, 7]	01RRR000000
JZR R, d	Jump if value in register R is 0, i.e., If R == 0	11RRR0000ddd
	PC ← d;	
	Else	
	PC ← PC + 1;	
	$R \in [0, 7], d \in [0, 7]$	


So '110000000101' means jump to the 5th line if value in Register0 is zero.

2) If 1,2,3 are added by looping



9. Instruction Decoder

Schematic



Instruction_Decoder.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Instruction Decoder is
    Port (
         Instruction : in STD LOGIC VECTOR (11 downto 0);
         Reg_Check_For_Jump : in STD_LOGIC_VECTOR (3 downto 0);
         Reg_En : out STD_LOGIC_VECTOR(2 downto 0);
         Load Select : out STD LOGIC;
         Immediate_Val : out STD_LOGIC_VECTOR(3 downto 0);
         MuxA Sel : out STD LOGIC VECTOR (2 downto 0);
         MuxB_Sel : out STD_LOGIC_VECTOR (2 downto 0);
         Add or Sub Sel : out STD LOGIC;
```

```
JumpFlag : out STD LOGIC;
         Address to Jump : out STD LOGIC VECTOR (2 downto 0));
end Instruction Decoder;
architecture Behavioral of Instruction Decoder is
component Decoder 2 4
    PORT (
    I : in STD LOGIC VECTOR (1 downto 0);
    EN : in STD LOGIC;
   Y : out STD LOGIC VECTOR (3 downto 0));
    end component;
    signal jump_Instruction, Add_Instruction:std_logic;
begin
    Operation Selector : Decoder 2 4
port map(
   I => Instruction(11 downto 10),
    EN => '1',
   Y(0) => Add Instruction, --add --we will not use this
   Y(1) => Add_or_Sub_Sel, -- neg
   Y(2) => Load Select,
                           --movi
    Y(3) => jump_Instruction); --jzr
Immediate Val <= Instruction(3 downto 0);</pre>
Reg En <= Instruction(9 downto 7);
Address to Jump <= Instruction(2 downto 0);
MuxB Sel <= Instruction(9 downto 7);</pre>
MuxA Sel <= Instruction(6 downto 4);</pre>
JumpFlag <= jump Instruction and (not(Reg Check For Jump(0) or
Reg_Check_For_Jump(1) or Reg_Check_For_Jump(2) or
Reg_Check_For_Jump(3)));
end Behavioral;
```

TB_Instruction_Decoder.vhd


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
```

```
- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB Instruction Decoder is
-- Port ( );
end TB Instruction Decoder;
architecture Behavioral of TB Instruction Decoder is
component Instruction Decoder
    Port (
   Instruction : in STD LOGIC VECTOR (11 downto 0);
   Reg Check For Jump : in STD LOGIC VECTOR (3 downto 0);
   Reg En : out STD LOGIC VECTOR(2 downto 0);
   Load Select : out STD LOGIC;
   Immediate Val : out STD LOGIC VECTOR(3 downto 0);
   MuxA Sel : out STD LOGIC VECTOR (2 downto 0);
   MuxB Sel : out STD LOGIC VECTOR (2 downto 0);
   Add or Sub_Sel : out STD_LOGIC;
    JumpFlag : out STD LOGIC;
    Address to Jump : out STD LOGIC VECTOR (2 downto 0));
end component;
signal Instruction : STD LOGIC VECTOR (11 downto 0);
signal Reg Check For Jump : STD LOGIC VECTOR (3 downto 0);
signal Reg En : STD LOGIC VECTOR (2 downto 0);
signal Load Select : STD LOGIC;
signal Immediate Val : STD LOGIC VECTOR (3 downto 0);
signal MuxA Sel : STD LOGIC VECTOR (2 downto 0);
signal MuxB Sel : STD LOGIC VECTOR (2 downto 0);
signal Add or Sub Sel : STD LOGIC;
signal JumpFlag : STD LOGIC;
signal Address to Jump : STD LOGIC VECTOR (2 downto 0);
begin
UUT : Instruction Decoder
   port map (
```

```
Instruction =>Instruction,
        Reg Check For Jump =>Reg Check For Jump,
        Reg En =>Reg En,
        Load Select => Load Select,
        Immediate Val =>Immediate Val,
        MuxA Sel =>MuxA Sel,
        MuxB Sel =>MuxB Sel,
        Add or Sub Sel =>Add or Sub Sel,
        JumpFlag =>JumpFlag,
        Address to Jump => Address to Jump
        );
process
begin
         -- Group Members Index numbers' binary form
         -- 210025T 110 011 010 001 101 001
         -- 210493A
                         110 011 011 000 111 101
         -- unique 3bit numbers from index numbers=>
110,011,010,001,000,111,101
        Instruction <= "101100000011"; -- MOVI R6, 3</pre>
        wait for 100ns;
        Instruction <= "011100000000"; -- NEG R6</pre>
        wait for 100 ns;
        Instruction <= "100100000001"; -- MOVI R2, 1</pre>
        wait for 100ns;
        Instruction <= "100000000000"; -- MOVI R0, 0</pre>
        wait for 100ns;
        Instruction <= "101110000001"; -- MOVI R7, 5</pre>
        wait for 100ns;
        Instruction <= "001111100110"; -- ADD R7, R6</pre>
        wait for 100ns;
        Instruction <= "110000000011"; -- JZR R0,3</pre>
        wait for 100 ns;
        Reg Check For Jump <= "0011";</pre>
        wait for 100ns;
        Instruction <= "111000000100"; -- JZR R4,4</pre>
        Reg Check For Jump <= "0000";</pre>
        wait for 100ns;
        Instruction <= "110000000011"; -- JZR R0,3</pre>
        Reg_Check_For_Jump <= "1100";</pre>
```


```
wait;
end process;
end Behavioral;
```

Timing diagram



Nano Processor

Schematic



NanoProcessor.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity NanoProcessor is
   Port ( Clk : in STD LOGIC;
         Reset : in STD LOGIC;
         Seven_Segment_Display : out STD_LOGIC_VECTOR (6 downto 0);
         LED : out STD LOGIC VECTOR (3 downto 0);
         Overflow : out STD LOGIC;
         Zero : out STD LOGIC;
         Anode : out STD_LOGIC_VECTOR(3 downto 0));
end NanoProcessor;
architecture Behavioral of NanoProcessor is
-----Slow Clk------
component Slow Clk is
   Port ( Clk in : in STD LOGIC;
         Clk out : out STD LOGIC);
end component;
 Counter-----
component Program Counter 3
   Port ( Address : in STD LOGIC VECTOR (2 downto 0);
      Res : in STD LOGIC;
      Clk : in STD LOGIC;
      MemorySelect : out STD LOGIC VECTOR (2 downto 0));
end component;
```

```
Adder-----
component Adder 3
   Port ( Address In : in STD LOGIC VECTOR (2 downto 0);
     Address Out : out STD LOGIC VECTOR (2 downto 0));
end component;
-----2-way 3-bit
M[JX-----
component Multiplexer 2 3
   Port ( Address Out : in STD LOGIC VECTOR (2 downto 0);
     Address to Jump : in STD LOGIC VECTOR (2 downto 0);
     Jump Flag : in STD LOGIC;
     Address to PC : out STD LOGIC VECTOR (2 downto 0));
end component;
-----Program ROM------
component Program ROM
   Port ( MemorySelect : in STD LOGIC VECTOR (2 downto 0);
     Instruction : out STD LOGIC VECTOR (11 downto 0));
end component;
 -----Instruction
Decoder----
component Instruction Decoder
    Port (
      Instruction : in STD LOGIC VECTOR (11 downto 0);
      Reg Check For Jump : in STD LOGIC VECTOR (3 downto 0);
      Reg En : out STD LOGIC VECTOR(2 downto 0);
      Load Select : out STD LOGIC;
      Immediate Val : out STD LOGIC VECTOR(3 downto 0);
      MuxA Sel : out STD LOGIC VECTOR (2 downto 0);
      MuxB Sel : out STD LOGIC VECTOR (2 downto 0);
      Add or Sub Sel : out STD LOGIC;
      JumpFlag : out STD LOGIC;
      Address to Jump : out STD LOGIC VECTOR (2 downto 0));
end component;
   -----2 way 4 bit
MUX-----
component Multiplexer 2 4 is
   Port ( A : in STD LOGIC VECTOR (3 downto 0);
```

```
B : in STD LOGIC VECTOR (3 downto 0);
      Load Select : in STD LOGIC;
      Mux Out : out STD LOGIC VECTOR (3 downto 0));
end component;
      -----Register
component RegisterBank is
   Port ( Register enable : in STD LOGIC VECTOR (2 downto 0); --To
select the register
      Clk : in STD LOGIC;
      Reset : in STD LOGIC;
      Data Input : in STD LOGIC VECTOR (3 downto 0);
      Reg0 Out : out STD LOGIC VECTOR (3 downto 0);
      Reg1 Out : out STD LOGIC VECTOR (3 downto 0);
      Reg2 Out : out STD LOGIC VECTOR (3 downto 0);
      Reg3 Out : out STD LOGIC VECTOR (3 downto 0);
      Reg4 Out : out STD LOGIC VECTOR (3 downto 0);
      Reg5 Out : out STD LOGIC VECTOR (3 downto 0);
      Reg6 Out : out STD LOGIC VECTOR (3 downto 0);
      Reg7 Out : out STD LOGIC VECTOR (3 downto 0)
end component;
   -----Multiplexer 8 4------
component Multiplexer 8 4
   Port ( Reg0 Out : in STD LOGIC VECTOR (3 downto 0);
      Reg1 Out : in STD LOGIC VECTOR (3 downto 0);
      Reg2 Out : in STD LOGIC VECTOR (3 downto 0);
      Reg3_Out : in STD_LOGIC_VECTOR (3 downto 0);
      Reg4_Out : in STD_LOGIC_VECTOR (3 downto 0);
      Reg5 Out : in STD LOGIC VECTOR (3 downto 0);
      Reg6 Out : in STD LOGIC VECTOR (3 downto 0);
      Reg7 Out : in STD LOGIC VECTOR (3 downto 0);
      Register select : in STD LOGIC VECTOR (2 downto 0);
      Mux Out : out STD LOGIC VECTOR (3 downto 0));
end component;
   ------Add Sub 4------
component Add Sub 4
   Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
```

```
B : in STD LOGIC VECTOR (3 downto 0);
      Add Sub Select : in STD LOGIC;
      Zero:out std logic;
      Overflow :out STD LOGIC;
      S : out STD LOGIC VECTOR (3 downto 0));
end component;
    -----LUT 16 7-----
component LUT 16 7 is
   Port (address: in STD LOGIC VECTOR (3 downto 0);
          data : out STD LOGIC VECTOR (6 downto 0));
end component;
signal Slow Clock, JumpFlag, Load Select, Add or Sub Sel: STD LOGIC;
signal AddressToPC, MemorySelect, Adder Out: STD LOGIC VECTOR(2 downto
0);
signal JumpAddress, Register enable, MuxA Sel, MuxB Sel:
STD LOGIC VECTOR(2 downto 0);
signal PROM Instruction : STD LOGIC VECTOR (11 downto 0);
signal MuxA out, MuxB out, Sum, Mux Out, Immediate Val:
STD LOGIC VECTOR(3 downto 0);
signal
Reg0 Out,Reg1 Out,Reg2 Out,Reg3 Out,Reg4 Out,Reg5 Out,Reg6 Out,Reg7 Out
: STD LOGIC VECTOR(3 downto 0);
begin
Slow Clk 0 : Slow Clk
   port map(
       Clk in => Clk,
       Clk_out => Slow_Clock);
Program Counter 3 0 : Program Counter 3
port map (
   Address => AddressToPC,
   Res => Reset,
   Clk => Slow Clock,
   MemorySelect => MemorySelect
);
Adder 3 0: Adder 3
port map (
   Address In => MemorySelect,
```

```
Address Out => Adder Out
);
Multiplexer 2 3 0 : Multiplexer 2 3
port map (
   Address_Out => Adder_Out ,
    Address to Jump => JumpAddress,
   Jump Flag => JumpFlag,
   Address to PC => AddressToPC
);
Program ROM 0 : Program ROM
port map(
   MemorySelect => MemorySelect,
   Instruction => PROM Instruction
);
Instruction Decoder 0 : Instruction Decoder
port map(
    Instruction => PROM Instruction,
    Reg_Check_For_Jump => MuxB_out,
   Reg En => Register enable,
    Load Select => Load Select,
   Immediate Val => Immediate Val,
   MuxA Sel => MuxA Sel,
   MuxB Sel => MuxB Sel,
   Add or Sub Sel => Add or Sub Sel,
    JumpFlag => JumpFlag,
   Address_to_Jump => JumpAddress
    );
Multiplexer_2_4_0 : Multiplexer_2_4
port map(
   A => Sum
   B => Immediate Val,
   Load Select => Load Select,
   Mux Out => Mux Out
    );
RegisterBank_0 : RegisterBank
port map(
   Clk => Slow_Clock,
```

```
Register enable => Register enable,
    Reset => Reset,
    Data Input => Mux Out,
   Reg0 Out=> Reg0 Out,
   Reg1 Out=> Reg1 Out,
   Reg2 Out=> Reg2 Out,
    Reg3_Out=> Reg3_Out,
    Reg4 Out=> Reg4 Out,
   Reg5 Out=> Reg5 Out,
    Reg6_Out=> Reg6_Out,
    Reg7_Out=> Reg7_Out
    );
Multiplexer_8_4_A :Multiplexer_8_4
port map (
        Reg0 Out=> Reg0 Out,
       Reg1 Out=> Reg1 Out,
       Reg2 Out=> Reg2 Out,
       Reg3_Out=> Reg3_Out,
       Reg4 Out=> Reg4 Out,
       Reg5 Out=> Reg5 Out,
       Reg6_Out=> Reg6_Out,
       Reg7 Out=> Reg7 Out,
        Register select => MuxA Sel,
        Mux Out => MuxA Out
        );
Multiplexer 8 4 B :Multiplexer 8 4
port map (
    Reg0 Out=> Reg0 Out,
    Reg1_Out=> Reg1_Out,
   Reg2 Out=> Reg2 Out,
   Reg3 Out=> Reg3 Out,
   Reg4 Out=> Reg4 Out,
   Reg5_Out=> Reg5_Out,
   Reg6 Out=> Reg6 Out,
   Reg7_Out=> Reg7_Out,
   Register select => MuxB Sel,
    Mux_Out => MuxB_Out
    );
Add_Sub_4_0 : Add_Sub_4
port map (
```

```
A => MuxA_Out,
B => MuxB_Out,
Add_Sub_Select => Add_or_Sub_Sel,
S => Sum,
Overflow => Overflow,
Zero => Zero
);

LUT_16_7_0 : LUT_16_7
port map(
   address => Reg7_Out,
   data => Seven_Segment_Display
);

LED <= Reg7_Out;
Anode <= "1110";</pre>
```


TB_NanoProcessor.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TB NanoProcessor is
-- Port ( );
end TB_NanoProcessor;
architecture Behavioral of TB NanoProcessor is
component NanoProcessor
Port ( Clk : in STD LOGIC;
      Reset : in STD_LOGIC;
      Overflow : out STD LOGIC;
```


```
Zero : out STD LOGIC;
       LED : out STD LOGIC VECTOR (3 downto 0);
       Seven Segment Display: out STD LOGIC VECTOR (6 downto 0);
       Anode: out STD LOGIC VECTOR ( 3 downto 0) := "0001");
end component;
signal Overflow,Zero : std_logic;
signal Reset:std logic := '1';
signal Clk:std logic := '0';
signal LED,Anode: std_logic_vector(3 downto 0);
signal Seven_Segment_Display: std_logic_vector(6 downto 0);
begin
UUT: NanoProcessor
port map (
        Clk \Rightarrow Clk,
        Reset => Reset,
       Overflow => Overflow,
       Zero => Zero,
       LED =>LED,
        Seven Segment Display => Seven Segment Display,
        Anode => Anode
        );
process
begin
    wait for 2ns;
    Clk <= NOT(Clk);</pre>
end process;
process
begin
   Reset <= '1';
   wait for 56 ns;
   Reset <= '0';
   wait;
end process;
end Behavioral;
```

Timing diagrams

1)If 1,2,3 are stored in three registers and then added



2) If 1,2,3 are added by looping



Slow_Clk.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Slow Clk is
    Port ( Clk in : in STD LOGIC;
           Clk out : out STD LOGIC);
end Slow Clk;
architecture Behavioral of Slow_Clk is
signal count : integer :=1;
signal clk status : std logic := '0';
begin
    process (Clk_in) begin
    if (rising edge(Clk in)) then
        count <= count + 1; --Incrementing the counter</pre>
        if (count = 5) then --100000000
            clk_status <= not clk_status; --Inverting the clock status</pre>
            Clk out <= clk status;</pre>
            count <=1; --Reset counter</pre>
        end if;
    end if:
    end process;
end Behavioral;
```

Basys3.xdc

```
## Clock signal
set property PACKAGE PIN W5 [get ports Clk]
    set property IOSTANDARD LVCMOS33 [get ports Clk]
    create clock -add -name sys clk pin -period 10.00 -waveform {0 5}
[get ports Clk]
## LEDs
set property PACKAGE PIN U16 [get ports {LED[0]}]
    set property IOSTANDARD LVCMOS33 [get ports {LED[0]}]
set property PACKAGE PIN E19 [get ports {LED[1]}]
    set property IOSTANDARD LVCMOS33 [get ports {LED[1]}]
set property PACKAGE PIN U19 [get ports {LED[2]}]
    set property IOSTANDARD LVCMOS33 [get ports {LED[2]}]
set property PACKAGE PIN V19 [get ports {LED[3]}]
    set property IOSTANDARD LVCMOS33 [get ports {LED[3]}]
set property PACKAGE PIN P1 [get ports {Zero}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Zero}]
set property PACKAGE_PIN L1 [get_ports {Overflow}]
    set property IOSTANDARD LVCMOS33 [get ports {Overflow}]
##7 segment display
set property PACKAGE PIN W7 [get ports {Seven Segment Display[0]}]
    set property IOSTANDARD LVCMOS33 [get ports
{Seven Segment Display[0]}]
set property PACKAGE PIN W6 [get_ports {Seven_Segment_Display[1]}]
    set property IOSTANDARD LVCMOS33 [get ports
{Seven Segment Display[1]}]
set property PACKAGE PIN U8 [get ports {Seven Segment Display[2]}]
    set property IOSTANDARD LVCMOS33 [get ports
{Seven Segment Display[2]}]
set property PACKAGE PIN V8 [get ports {Seven Segment Display[3]}]
    set property IOSTANDARD LVCMOS33 [get ports
{Seven Segment Display[3]}]
set property PACKAGE PIN U5 [get ports {Seven Segment Display[4]}]
    set property IOSTANDARD LVCMOS33 [get ports
{Seven_Segment_Display[4]}]
set property PACKAGE PIN V5 [get ports {Seven Segment Display[5]}]
    set property IOSTANDARD LVCMOS33 [get ports
{Seven Segment Display[5]}]
```

```
set_property PACKAGE_PIN U7 [get_ports {Seven_Segment_Display[6]}]
    set_property IOSTANDARD LVCMOS33 [get_ports
{Seven_Segment_Display[6]}]

set_property PACKAGE_PIN U2 [get_ports {Anode[0]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Anode[0]}]

set_property PACKAGE_PIN U4 [get_ports {Anode[1]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Anode[1]}]

set_property PACKAGE_PIN V4 [get_ports {Anode[2]}]
    set_property IOSTANDARD LVCMOS33 [get_ports {Anode[2]}]

set_property PACKAGE_PIN W4 [get_ports {Anode[3]}]

set_property PACKAGE_PIN W4 [get_ports {Anode[3]}]

##Buttons

set_property PACKAGE_PIN U18 [get_ports Reset]

set_property IOSTANDARD LVCMOS33 [get_ports Reset]
```


Additional

A. Changed Multiplexer_8_4 from the below code to code given under *Multiplexer_8_4.vhd*

If-else conditions created many multiplexers. To reduce the circuit components, we simplified the circuit by adding 4 multiplexers each for each bit. You can verify by seeing both schematic diagrams.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- arithmetic functions with Signed or Unsigned values
entity Multiplexer 8 4 is
    Port ( Reg0 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg1 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg2 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg3_Out : in STD_LOGIC_VECTOR (3 downto 0);
           Reg4 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg5 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg6 Out : in STD LOGIC VECTOR (3 downto 0);
           Reg7 Out : in STD LOGIC VECTOR (3 downto 0);
           Register select : in STD LOGIC VECTOR (2 downto 0);
           Mux Out : out STD LOGIC VECTOR (3 downto 0));
end Multiplexer_8_4;
architecture Behavioral of Multiplexer_8_4 is
begin
process (Register select, Reg0 Out, Reg1 Out, Reg2 Out, Reg3 Out,
Reg4 Out, Reg5 Out, Reg6 Out, Reg7 Out)
begin
   if Register select = "000" then
        Mux Out <= Reg0 Out;
    elsif Register select = "001" then
```

```
Mux Out <= Reg1 Out;
    elsif Register select = "010" then
        Mux Out <= Reg2 Out;
    elsif Register select = "011" then
        Mux Out <= Reg3 Out;
    elsif Register select = "100" then
        Mux Out <= Reg4 Out;
    elsif Register_select = "101" then
        Mux Out <= Reg5 Out;
    elsif Register_select = "110" then
        Mux Out <= Reg6 Out;
    elsif Register select = "111" then
        Mux Out <= Reg7 Out;
    end if;
end process;
end Behavioral;
```




- B. Different programs give different LUT values which shows how much the circuit is optimized.
- 1) Storing 1,2,3 in three registers and adding

LUT: 35



2) Adding 1 to 3 by looping

LUT: 40



C. Adding many numbers requires many registers to store each value. For example if we want to add from 1 to 10, we have to store them in 10 registers and to add them.

But if we add them by looping, we require less number of registers.

D. Program_Rom code to display 10 to 0 in 7 segment display

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
entity Program ROM is
   Port ( MemorySelect : in STD_LOGIC_VECTOR (2 downto 0);
           Instruction : out STD LOGIC VECTOR (11 downto 0));
end Program_ROM;
architecture Behavioral of Program ROM is
type rom_type is array (0 to 7)of std_logic_vector (11 downto 0);
signal P ROM : rom type := (
         "101110001010", --0 Move R7 10
         "100100000001", --1 Move R2 01
         "010100000000", --2 Neg R2
         "001110100000", --3 R7<- R7+R2
         "111110000111", --4 JMP R7=0 PR7
         "110000000011", --5 JMP R0=0 PR3
         "110010000111", --6
         "110010000110" --7
   );
begin
    Instruction <= P ROM(to integer(unsigned(MemorySelect)));</pre>
end Behavioral;
```

E. We used a slow clock while verifying the functionality on the development board. Slow clock is used to better observe the changes in the LEDs and seven segment display




Figure 2 – A possible design of the nanoprocessor.

Image Source:

http://dilum.bandara.lk/wp-content/uploads/CourseNotes/CS2052CA/Lab-9-10-%E2%8 0%93-Nanoprocessor-Design-Competition.pdf

Resource utilization

Slice Logic

+	+	-+		+		+	+
Site Type	Used	I	Fixed	I	Available	I	Util%
+	+	-+		+		+	+
Slice LUTs*	40	I	0	I	20800	I	0.19
LUT as Logic	40	I	0	I	20800	I	0.19
LUT as Memory	1 0	I	0	I	9600	I	0.00
Slice Registers	49	I	0	I	41600	I	0.12
Register as Flip Flop	49	I	0	I	41600	I	0.12
Register as Latch	1 0	I	0	I	41600	I	0.00
F7 Muxes	1 0	I	0	I	16300	I	0.00
F8 Muxes	1 0	I	0	I	8150	I	0.00
+	+	-+		+		+	+

Conclusion

In this lab project, we designed a 4-bit nanoprocessor capable of executing a simple set of instructions. The goal was to gain practical experience in designing and developing a nanoprocessor and understanding the components.

To build a functioning processor, we need to build the components individually and test their functionalities. We can use buses to efficiently implement our design instead of letting so many wires run around. As our processor won't understand assembly language instructions, we have to translate it into machine code, and have to hardcode that into our ROM.

Using the designs from previous labs will be helpful instead of building them from scratch. We understood how each component of the processor works internally and about how the processor decodes and executes instructions. We also gained practical experience in designing and developing a simple nanoprocessor, working collaboratively in a team, and integrating components developed by both team members. We also improved our communication, coordination, and responsibility-sharing skills.

Overall, this lab project provided valuable hands-on experience in digital design, computer organization, and teamwork, helping the team members enhance their understanding and skills in these areas.