



**Dr. M. S. Sheshgiri College of Engineering and Technology, Belagavi Campus**

**Team Number:- 04**

Sl. No.	Student Name	USN	Roll no	Divison	Sign
1	Anusha Kamat	02FE21BEC011	10	A	
2	Arpita Kulkarni	02FE21BEC014	12	A	
3	Pooja Dongare	02FE21BEC032	29	A	
4	Praveen Magadum	02FE21BEC064	60	A	

**Statement:-**

Build a single circuit that is capable of performing both 2 bit parallel addition and 2 bit parallel subtraction. You need to use 1-bit full adder for the implementation and Implement the circuit

**Truth table :**

**For Adder :**

A1	A0	B1	B0	Carry-In	Sum1	Sum0	Carry-Out
0	0	0	0	0	0	0	0
0	0	0	1	0	0	1	0
0	0	1	0	0	1	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	0	1	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	1	0
0	1	1	1	0	0	0	1
1	0	0	0	0	1	0	0
1	0	0	1	0	1	1	0
1	0	1	0	0	0	1	0
1	0	1	1	0	0	0	1
1	1	0	0	0	1	1	0
1	1	0	1	0	0	0	1
1	1	1	0	0	0	1	0
1	1	1	1	0	1	0	1



**Dr. M. S. Sheshgiri College of Engineering and Technology, Belagavi Campus**

**For Substractor:**

A1	A0	B1	B0	Borrow	D1	D0
0	0	0	0	0	0	0
0	0	0	1	1	1	1
0	0	1	0	0	1	0
0	0	1	1	0	0	1
0	1	0	0	1	1	1
0	1	0	1	1	1	0
0	1	1	0	1	0	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	0	1
1	0	1	0	0	0	0
1	0	1	1	1	1	1
1	1	0	0	0	0	1
1	1	0	1	1	0	0
1	1	1	0	0	1	1
1	1	1	1	0	1	0

Table 1 : Truth Table for the project



### **Intermediate process-:**

**NIL**

### **Expression(s)-:**

#### 1. Sum bit 0 expression:

For addition:  $(A_0 \text{ XOR } B_0) \text{ XOR Sub}$

For subtraction:  $(A_0 \text{ XOR } B_0) \text{ XOR NOT(Sub)}$

#### 2. Borrow bit 0 expression:

For addition:  $((A_0 \text{ XOR } B_0) \text{ AND Sub}) \text{ OR } (B_0 \text{ AND } A_0)$

For subtraction:  $((B_0 \text{ XOR } A_0) \text{ AND NOT(Sub)}) \text{ OR } (A_0 \text{ AND } B_0)$

#### 3. Sum bit 1 expression:

For addition:  $(A_1 \text{ XOR } B_1) \text{ XOR } (A_0 \text{ XOR } B_0 \text{ XOR Sub})$

For subtraction:  $(A_1 \text{ XOR } B_1) \text{ XOR } (A_0 \text{ XOR } B_0 \text{ XOR NOT(Sub)})$

#### 4. Borrow bit 1 expression:

For addition:  $((A_1 \text{ XOR } B_1) \text{ AND } (A_0 \text{ XOR } B_0 \text{ XOR Sub})) \text{ OR } ((B_1 \text{ AND } A_1) \text{ AND } (A_0 \text{ XOR } B_0))$

For subtraction:  $((B_1 \text{ XOR } A_1) \text{ AND } (A_0 \text{ XOR } B_0 \text{ XOR NOT(Sub)})) \text{ OR } (A_1 \text{ AND } B_1 \text{ AND } \text{NOT}(A_0 \text{ XOR } B_0 \text{ XOR NOT(Sub)}))$

Dr. M. S. Sheshgiri College of Engineering and Technology, Belagavi Campus

### Circuit Diagram:-




Figure 1 : Circuit Diagram





Figure 2 : Simulation Diagram



**IMPLEMENTED CIRCUIT :**



**Figure 3 : Circuit Implementation**

Staff Incharge