Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021


Name: B.Pravena	SRN: PES2UG19CS076	Section: B

Week#____10____ Program Number: ____1_

Given a C- Code convert it in its equivalent ARM Code. These programs need to be executed on ARMSIM Simulator


1) x = (a + b) - c;

ARM Assembly Language Code Screenshot showing the value of x, a, b, c in the register window.



2) $z = (a \le 2) | (b \& 15);$

ARM Assembly Language Code Screenshot showing the value of a, b, z in the register window.



Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: B.Pravena	SRN: PES2UG19CS076	Section: B

Week#____10____ Program Number: ____2_

1) Consider the following instructions. Execute these instructions using simulator of 5 stage pipeline of MIPS architecture.

ADD R1, R2, R3 SUB R4, R1, R5.

Observe the following and note down the results.

a) Check whether there is data dependency for the second instruction?

YES. Register R1.

]	Poten	tial Hazards:					
	RAW:	Instructions	0	and 1.	Register	R1.	

b) If yes, then, how many stall states have been introduced?

2 stall states have been introduced.



		CPU Cycles								
Instruction	1	2	3	4	5	6	7	8	9	10
0 int_add (R1, R2, R3)	IF	ID	+ - (i)	MEM	WB					
1 int_sub (R4, R1, R5)		IF	ID	S	S	+ - (i)	MEM	WB		
Step Execute All Instructions										
Potential Hazards:										

RAW: Instructions 0 and 1. Register R1.


c) If data forwarding is applied how many stall states have been reduced?

Both stall states get reduced.



Remove Instruction

Reset Application



Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: B.Pravena	SRN: PES2UG19CS076	Section: B

Week# 10 Program Number: ____3__ Consider the following code segment in C.

$$A = B + E;$$

 $C = B + F;$

a) Write the code using MIPS 5 STAGE pipeline architecture.

ARM Assembly Language Code

0	
Instruction	Execution Cycles
FP_Add/Sub	1 🗸
FP_Multiply	1 🗸
FP_Divide	1 🗸
INT_Divide	1 🗸



		CPU Cycles								
Instruction	1	2	3	4	5	6	7	8	9	10
int_add (R3, R1, R2)	IF	ID	+ - (i)	MEM	WB					
int_add (R5, R1, R4)		IF	ID	+ - (i)	MEM	WB				

b) Find the hazards;

Potential Hazards:

No Hazards Found.

c) Reorder the instructions to avoid pipeline stalls.

If
$$A = B + E$$
;

$$C = A + F$$
;

There will be stall.


Instruction	Execution Cycles
FP_Add/Sub	1 🗸
FP_Multiply	1 🗸
FP_Divide	1 🗸
INT_Divide	1 🗸



						CPU	J Cycles				
	Instruction	1	2	3	4	5	6	7	8	9	10
0	int_add (R3, R1, R2)	IF	ID	+ - (i)	MEM	WB					
1	int_add (R5, R3, R4)		IF	ID	S	S	+ - (i)	MEM	WB		Ì

Potential Hazards:

RAW: Instructions 0 and 1. Register R3.





CPU Cycles									
1	2	3	4	5	6	7	8	9	10
IF	ID	+ - (i)	MEM	WB					
	IF	ID	+ - (i)	MEM	WB				
1 int_add (R5, R3, R4) IF ID + - (i) MEM WB Step Execute All Instructions Potential Hazards:									
	IF				1 2 3 4 5 F D + -(i) MEM WB	1 2 3 4 5 6 IF ID + - (i) MEM WB	1 2 3 4 5 6 7 IF ID + - (i) MEM WB WB	1 2 3 4 5 6 7 8 IF ID III MEM WB WB III III	1 2 3 4 5 6 7 8 9 IF ID III MEM WB III III IIII IIIII IIII IIII IIII IIII IIII IIII IIII IIII IIII IIIII IIIIII IIIII IIIII IIIII IIIII IIIII IIIIII IIIIII IIIIII IIIIIII IIIIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII

Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

Name: B.Pravena	SRN: PES2UG19CS076	Section: B
Week#10	Program Numb	er:4

Using MIPS 5 stage pipeline architecture, execute the following instructions and avoid stall states if any.

LW \$10, 20(\$1) SUB \$11, \$2, \$3 ADD \$12, \$3, \$4 LW \$13, 24(\$1) ADD \$14, \$5, \$6

a)Related Screenshot with stallsb) Related Screenshot without stalls

ARM code -:

LDR R7, [R1], #20 SUB R8, R2, R3 ADD R9, R3, R4 LDR R10, [R1], #24 ADD R11, R5, R6

Instruction	Execution Cycles
FP_Add/Sub	1 🗸
FP_Multiply	1 🗸
FP_Divide	1 🗸
INT_Divide	1 🗸



Instruction	1	2	3	4	5	6	7	8	9	10
0 int_ld (R7, Offset, R1)	[F	ID	EX	MEM	WB					
1 int_sub (R8, R2, R3)		[F	ID	+ - (i)	MEM	WB				
2 int_add (R9, R3, R4)			IF	[ID	+ - (i)	MEM	WB			
3 int_ld (R10, Offset, R1)				IF	ID	EX	MEM	WB		
4 int_add (R11, R5, R6)					IF	ID	+ - (i)	MEM	WB	
Step Execute All Instructions										

Potential Hazards:

No Hazards Found.

Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date: 11/04/2021

									, _	.,	
Name: B.Pravena		ıa	SRN: PES2UG19			G190	CS076 Sect			ion: B	
Week	x#10				Prog	ram	Nur	nber	:	_5	-
	xercise is to l hazards and sor.						-			•	
	Label 1:	LV	W	\$1,40	0(\$6)						
		BE	EQ	\$2,\$	3, Lal	bel2	: br	anch	taken		
	Label2:	В	EQ SW	\$1, \$ \$1, \$ \$2, \$1, \$2	\$2, La 20(\$4	abel1 4)	: bi	ranch	not t	aken	
Assum	ne full data for						n bra	nch p	redic	tion.	
Note tl	ne observation	ns.									
_			FF FF F	nstruction Exe P_Add/Sub P_Multiply P_Divide NT_Divide	cution Cycles 1 1 1 1 1 1 1 1 1 1		INT_Add Dat	▼ R1 ▼ F	R1 →][R1 →	Remove I	nstruction
	Instruction	1	2	3	4	5	6	7	8	9	10

	Instruction d (R1, Offset, R6) sken (Offset, R2)	1 IF	2 ID	3 EX	4	5	6	7	8	9	
		IF	ID	FX							JL
br_ta	ken (Offset R2)			LA	MEM	WB					
	itori (onsot, rtz)		IF	ID							
int_a	dd (R1, R6, R4)			IF							
br_ur	ntaken (Offset, R1)				IF	ID					
int_so	d (R2, Offset, R4)					IF	ID	EX	MEM	WB	
int_a	dd (R1, R1, R4)						IF	ID	+ - (i)	MEM	WB
tep E	Execute All Instructions										