Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21


Date: 24/1/21


Name: B.Pravena		SRN: PES2UG19CS076	Section: B	
Week#_	1	Program Numbe	r:1	
Title of the Program				


Write an ALP using ARM instruction set to add and subtract two 32-bit numbers. Both numbers are in registers.


I. ARM Assembly Code

V	Week1_Program1_PES2UG19CS076 - Notepad					
File	Edit	Format	View	Help		
.tex	t					
MOV	R0,	#25				
MOV	R1,	#50				
ADD R2,R0,R1						
MOV RØ,#25						
MOV	R1,	#50				
SUB R2,R1,R0						
.end	.end					









RO	R1	Arithmetic	Result
		operation	
0x0a	0x14	ADD	0x1e
0x0a	0x14	SUB	0x0a
0x19	0x32	ADD	0x4b
0x19	0x32	SUB	0x19

Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21

Date: 24/1/21

Name: B.Pravena	SRN: PES2UG19CS076	Section: B

Week#	1	Program Number:	2
		Ö	

Title of the Program

Write an ALP to demonstrate logical operations. All operands are in registers.

I. ARM Assembly Code

```
Week1_Program2_PES2UG19CS076 - Notepad

File Edit Format View Help

.text

MOV R0,#5

MOV R1,#6

AND R2,R0,R1

MOV R0,#5

MOV R1,#6

ORR R3,R0,R1

MOV R0,#5

MOV R0,#5

MOV R1,#6

EOR R4,R0,R1

MOV R0,#5

MOV R1,#6

EOR R4,R0,R1


MOV R0,#5


MOV R0,#5

MOV R0,#5

MOV R1,#6

EOR R4,R0,R1
```





RO	R1	Logical	Instruction	Result
		operation		
0x05	0x06	AND	AND	0x04
0x05	0x06	OR	ORR	0x07
0x05	0x06	EX-OR	EOR	0x03
0x05		NOT	MVN	0xfffffffa
0x0a	0x0b	AND	AND	0x0a
0x0a	0x0b	OR	ORR	0x0b
0x0a	0x0b	EX-OR	EOR	0x01
0x0a		NOT	MVN	0xfffffff5

Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21


Date: 24/1/21


Name: B.Pravena	SRN: PES2UG19CS076	Section: B
Week#1	Program Numberitle of the Program	er:3

Write an ALP to add 5 numbers where values are present in registers.

I. ARM Assembly Code

Week1_Program3_PES2UG19CS076 - Notepad
File Edit Format View Help
.text
MOV R0,#5
MOV R1,#6
MOV R2,#7
MOV R3,#6
MOV R4,#15
ADD R5,R0,R1
ADD R6,R5,R2
ADD R7,R6,R3
ADD R8,R7,R4
.end





R0 0x05 R1 0x06 R2 0x07 R3 0x06 R4 0x0f R5 R0+R1 0x0b R6 R5+R2 0x12 R7 R6+R3 0x18 R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a R8 R7+R4 0x0f			
R2 0x07 R3 0x06 R4 0x0f R5 R0+R1 0x0b R6 R5+R2 0x12 R7 R6+R3 0x18 R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R0		0x05
R3 0x06 R4 0x0f R5 R0+R1 0x0b R6 R5+R2 0x12 R7 R6+R3 0x18 R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R1		0x06
R4 0x0f R5 R0+R1 0x0b R6 R5+R2 0x12 R7 R6+R3 0x18 R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R2		0x07
R5 R0+R1 0x0b R6 R5+R2 0x12 R7 R6+R3 0x18 R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R3		0x06
R6 R5+R2 0x12 R7 R6+R3 0x18 R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R4		0x0f
R7 R6+R3 0x18 R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R5	R0+R1	0x0b
R8 R7+R4 0x27 R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R6	R5+R2	0x12
R0 0x01 R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R7	R6+R3	0x18
R1 0x02 R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R8	R7+R4	0x27
R2 0x03 R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R0		0x01
R3 0x04 R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R1		0x02
R4 0x05 R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R2		0x03
R5 R0+R1 0x03 R6 R5+R2 0x06 R7 R6+R3 0x0a	R3		0x04
R6 R5+R2 0x06 R7 R6+R3 0x0a	R4		0x05
R7 R6+R3 0x0a	R5	R0+R1	0x03
	R6	R5+R2	0x06
R8 R7+R4 0x0f	R7	R6+R3	0x0a
	R8	R7+R4	0x0f

Microprocessor and Computer Architecture Laboratory UE19CS256

4th Semester, Academic Year 2020-21


Date: 24/1/21


Name: B.Pravena		SRN: PES2UG19CS076	Section: B
Week#	1	Program Numb	er:4
	٦	itle of the Program	


Write an ALP using ARM instruction set to check if a number stored in a register is even or odd. If even, store 00 in R0, else store FF in R0


I. ARM Assembly Code for each program

Week1_Program4_PES2UG19CS076 - Notepad						
File	Edit	Format	View	Help		
.te	κt					
MOV	R1,	#5				
ANDS	8 R2	,R1,#1				
BEQ	eve	n				
MOV R0,#0xFF						
B last						
even:						
MOV R0,#0						
last	t:					
.end	t					
I						









Case 1	R1		0x06
	R2	After AND	0x00
		operation	
	RO		0x00
Case 2	R1		0x05
	R2	After AND	0x01
		operation	
	RO		0xFF
Case 1	R1		0x32
	R2	After AND	0x00
		operation	
	R0		0x00
Case 2	R1		0x23
	R2	After AND	0x01
		operation	
	R0		0xFF