# **Analog Experiment-1**

#### Title:

The transconductance of NMOS and PMOS transistors biased in the saturation region of operation.

### **Objective:**

To plot the input and output characteristic plots and to find the transconductance and the output resistance of NMOS and PMOS transistors biased in the saturation region.

# Software Used: Pspice

## **Theory**

MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) are voltage controlled 4 terminal active devices. Unlike passive elements such as resistors or capacitors, MOSFETs need an external drive (technically it is called biasing) to function desirably. The body contact remains connected to either the source terminal of the device or to the power supply (i.e. VDD or GND). We have three terminals to play with. Apply input between two terminals and get output from any two terminals, keeping one terminal common (Figure.1). We shall plot characteristic curves in order to determine characteristic parameters such as transconductance and output resistance.


Cut off: 
$$I_{0} = 0$$
  $V_{qs} \leq V_{t}$ 
Linear:  $I_{0} = y_{n} Cox \left(\frac{W}{L}\right) \left[\left(V_{qs} - V_{t}\right) V_{Ds} - V_{Ds}^{2}\right] (1 + \lambda V_{Ds}); 0 \leqslant V_{Ds} \leqslant V_{ts}^{2} - V_{t}^{2} \leqslant V_{Ds}^{2}$ 


Sortunation:  $I_{0} = \frac{l ln Con}{2} \left(\frac{W}{L}\right) \left(V_{qs} - V_{t}\right)^{2} (1 + \lambda V_{Ds}); 0 \leqslant V_{qs} - V_{t} \leqslant V_{Ds}^{2}$ 

Threeword Voltage  $(V_{t})$  varies with body bias  $(ie \ V_{SB})$  as follows

 $V_{t} = V_{to} + f\left(\sqrt{(v_{SB} + 2\phi_{F})} - \sqrt{12\phi_{E}}\right)$ 
 $g_{m} = \frac{\partial I_{0}}{\partial V_{qs}}$ 
 $h_{0} = \frac{\partial I_{0}}{\partial V_{0}s}.$ 

## **Circuit Diagram:**





#### **Procedure:**

- 1. First set up the Pspice software and open a new schematic diagram.
- 2. Select the NMOS/PMOS component.
- 3. Attach two Voltage Source Components for the Gate and Drain.
- 4. Connect the Ground to complete the circuit.
- 5. Give directives to the diagram such as .model to define the various parameters of the device and .dc to vary the voltage of one of the ends.
- 6. .model ensures that we are using the PMOS or the NMOS.
- 7. .dc helps us to vary the voltages in steps.
- 8. Run the schematic and plot the traces of the required entities.
- 9. Repeat the process with the two voltage sources being replaced with each other.

### **Assumptions**

I have used the default value for parameters for the PMOS and NMOS such as length, width etc.

# **Observation Table**

# NMOS:

Transconductance

(Vgs varied from 1 V to 3 V with a step 0.1mV)

S.No.	Vds (V)	Gm(micro ohm inverse)
0	0	0
1	1	220
2	2	500
3	3	822

### **Output Resistance**

(Vds varied from 1 V to 3 V with a step 0.1mV)

S.No.	Vgs (V)	Ro <sup>-1</sup> (micro ohm inverse)	Ro (Mega ohms)
0	0	0	0
1	1	2.40	0.4166
2	2	31.21	0.0320
3	3	89.44	0.1118

# PMOS:

Transconductance

(Vgs varied from 1 V to 3 V with a step 0.1mV)

S.No.	Vds (V)	Gm(micro ohm inverse)
0	0	0
1	-1	220.00
2	-2	502.12
3	-3	843.76

#### **Output Resistance**

(Vds varied from 1 V to 3 V with a step 0.1mV)


S.No.	Vgs (V)	Ro <sup>-1</sup> (micro ohm inverse)	Ro (Mega ohms)
0	0	0	0

1	-1	3.04	0.32
2	-2	31.81	0.031
3	-3	90.04	0.011


# **Graphs**

## NMOS:

### **Output Resistance**




Id vs Vgs




d(Id)/d(Vds) vs Vgs

### Transconductance




d(ld)/d(Vgs) vs Vds




ld vs Vds

## **PMOS**

# Output Resistance




Id Vs Vgs




d(ld)/d(Vds) vs Vgs

### Transconductance



Id vs Vds



d(ld)/d(Vgs) Vs Vds

### Note:

On keeping various different values of Vsb we had seen a few changes in the result as the body effect does play a role in determining the final values. Like if we keep the value of the Vsb = Vgs then there won't be current as it increases the threshold voltage and if we keep values that are less than Vgs then the value of rd reduces in the presence of Vsb.

#### Results:

The parameters turned out to be the same for both PMOS and NMOS. Output Resistance decreases with an increase in Vgs. Transconductance increases with an increase in Vds.

Submitted By: Preetesh Verma 2018eeb1171