

# Integrated Circuit Technology

Fall Semester-2019

Project : Fabrication of CMOS Using N-WELL Process

-By

Preetham Ganesh Kamisetty (U97414514)


Raviteja Tiruvoipaty (U86144764)

Snehashis Banik (U46867634)

Fabrication Layout:


Oxidation:

Oxidation:




Photoresist:

Photo Resist:




Mask-1 for N-WELL:

Lithography




Etching:

Etch




Strip Photoresist:

Strip photoresist




Diffusion of N-WELL layer:

n - well




Removal of oxide layer:

Strip Oxide




CVD Polysilicon layer:


Polysilicon




Mask patterning for polysilicon:




Mask Patterning for N+ Diffusion:




N+ Diffusion:




Removal of Oxide layer:




Mask Patterning for P+ Diffusion:



Contact Holes Patterning:




Metallization:




# Masks:

Mask1: N-WELL




Mask2: Polysilicon




\*All the dimensions are in Microns

Mask3 : N+



Mask4 : P+




(2)


\*All the dimensions are in Microns



Mask 5: Contact Holes




Mask6: Metallization




\*All the dimensions are in Microns

Total Mask Set:



\*All the dimensions are in Microns



-Thank You-

