# Integrated Circuit Technology

Fall Semester-2019

Project: Fabrication of CMOS Using N-WELL Process

-By Preetham Ganesh Kamisetty (U97414514) Raviteja Tiruvoipaty (U86144764) Snehashis Banik (U46867634)

### Fabrication Layout:

Oxidation:

Oxidation:


P-Substrate

Photo Resist:


Photoresist:

Protomost 5.02

Mask-1 for N-WELL:



Etching:




Strip Photomerist

Strip Photoresist:

P-Substhat


Diffusion of N-WELL layer:

n - well




Strip Oxide

Removal of oxide layer:




Polysilican


CVD Polysilicon layer:



Mask patterning for polysilicon:




Mask Patterning for N+ Diffusion:












N-disposion cont

#### Removal of Oxide layer:



#### Mask Patterning for P+ Diffusion:






P- substrati

#### Contact Holes Patterning:


Metallization:




## Masks:

Mask1: N-WELL

Mask2: Polysilicon



<sup>\*</sup>All the dimensions are in Microns



Mask3: N+

10x10 10µm 10µm 25x10


Mask4: P+

(2)

All contact holes are in 5x5 dimension


Mask 5:Contact Holes

Mask6: Metallization



(3)

<sup>\*</sup>All the dimensions are in Microns



Total Mask Set:

\*All the dimensions are in Microns

