

# PHYSICAL DESIGN PROJECT



## WEEK -2

Author : Preethi grace Manthana  
Date : 06-03-2025  
Batch : G3\_Integrated VLSI Design  
Project Mentor : Sri. Veeramani sir, (Staff Engineer - Synopsys)

06-03-2025

### 1. Run 4-bit counter using openlane flow and figure out the maximum frequency achieved

To add our custom designs into Openlane, we follow these steps:

<https://openlane.readthedocs.io/en/latest/usage/designs.html>


This is the main design file of a synchronous 4-bit up-down counter with control input as mode

```
23 module counter4bit (  
24     input wire mode,      // Mode: 1 for up, 0 for down  
25     input wire clk,       // Clock signal  
26     input wire rst,       //reset  
27     output reg [3:0] q    //output  
28 );  
29  
30 always @(posedge clk or negedge rst) begin  
31     if (rst)  
32         q <= 4'b0000;  
33     else begin  
34         if (mode) begin  
35             $display("UP COUNTING");  
36             q <= q + 1'b1;  
37         end else begin  
38             $display("DOWN COUNTING");  
39             q <= q - 1'b1;  
40         end  
41     end  
42 end  
43  
44 endmodule
```

Testbench for the design to test simulations

```
21 module tb;
22     reg clk;
23     reg rst;
24     reg mode;
25     wire [3:0] q;
26
27     counter4bit uut (
28         .mode(mode),
29         .clk(clk),
30         .rst(rst),
31         .q(q)
32     );
33
34     always #5 clk = ~clk;
35
36     initial begin
37         clk = 0;
38         rst = 0;
39         mode = 0;
40
41         #10 rst = 1;
42         #40 rst = 0;
43         mode = 1;
44         #50;
45         mode = 0;
46         #50;
47
48         rst = 1;
49         #10 rst = 0;
50
51         #50;
52         $finish;
53     end
54
55     initial begin
56         $monitor("Time = %0t | Mode = %b | Q = %b", $time, mode, q);
57     end
58 endmodule
```

Output simulation :



## Starting the OpenLane Environment

```
preethi-grace@HP-245-G7-Notebook:~/OpenLane$ make mount
cd /home/preethi-grace/OpenLane && \
  docker run --rm -v /home/preethi-grace:/home/preethi-grace -v /home/preethi-grace/OpenLane:/openlane -v /home/preethi-grace/OpenLane/empty:/openlane/install -v /home/preethi-grace/.volare:/home/preethi-grace/.volare -e PDK_ROOT=/home/preethi-grace/.volare -e PDK=sky130A --user 1000:1000 -e DISPLAY=:1 -v /tmp/.X11-unix:/tmp/.X11-unix -v /home/preethi-grace/.Xauthority:/home/preethi-grace/.Xauthority --network host --security-opt seccomp=unconfined -ti efabless/openlane:e73fb3c57e687a0023fcd4dcfd1566ecd478362a-amd64
OpenLane Container (1.1.1):/openlane% 
```

## Creating a 4-bit counter design in OpenLANE:

```
./flow.tcl -design counter4bit -init_design_config -add_to_designs -config_file config.tcl
```

```
OpenLane Container (1.1.1):/openlane% ./flow.tcl -design counter4bit -init_design_config -add_to_designs
OpenLane v1.1.1 (e73fb3c57e687a0023fcd4dcfd1566ecd478362a)
All rights reserved. (c) 2020-2024 Efabless Corporation and contributors.
Available under the Apache License, version 2.0. See the LICENSE file for more details.

[SUCCESS]: openlane/counter4bit/config.json created with the default configuration. Please update the values as you see fit.
OpenLane Container (1.1.1):/openlane% 
```

07-03-2025

Copied the .v file of our design in the designs/counter4bit folder we have created

[https://openlane.readthedocs.io/en/latest/reference/interactive\\_mode.html](https://openlane.readthedocs.io/en/latest/reference/interactive_mode.html)

- Capture the uncertainty value, derate value defined in the design

```
[INFO]: Setting clock uncertainty to: 0.25
[INFO]: Setting clock transition delay to: 0.15
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Added 10 gates of 0.15 ns with
```

- List the worst slack value in each stage of the STA report -take

08-03-2025

STAGE	WORST SETUP SLACK (ns)	WORST HOLD SLACK(ns)
Synthesis	2.11	0.23
Floorplan	-	-

Placement	1.95	0.22
CTS	1.85	0.09
Routing	1.93	0.29
Signoff	0.36	0.14

Max frequency achieved at clock period = 3.8ns

Max Frequency = 263.16 MHz

c. List the power of each stage

STAGE	POWER (Watts)
Synthesis	$1.45 \times 10^{-4}$
Floorplan	$1.0 \times 10^{-9}$ (found in logs)
Placement	GP : $1.47 \times 10^{-4}$ , DP: $1.25 \times 10^{-4}$
CTS	$2.84 \times 10^{-4}$
Routing	$2.95 \times 10^{-4}$
Signoff	$3.01 \times 10^{-4}$

d. List the area of the design in each stage

STAGE	AREA ( $\mu m^2$ )
Synthesis	306.544000
Floorplan	-
Placement	322
CTS	345
Routing	375.36
Signoff	435.418

## e. Route length of signal and clock

09-03-2025

```
set filename "/home/preethi-grace/OpenLane/designs/counter_4_bit/runs/run1/reports/routing/27-wire_lengths.csv"
set file_handle [open "$filename" r]
set clk_sum 0.0 ;
set data_sum 0.0 ;
set total_sum 0.0 ;

gets $file_handle ;
while { [gets $file_handle data] >= 0 } {
    set net [lindex [split $data ","] 0];
    set length_um [lindex [split $data ","] 1];
    set total_sum [expr {$total_sum + $length_um}];
    if {[string match "*clk" $net]} {
        set clk_sum [expr {$clk_sum + $length_um}];
    }
    set data_sum [expr {$total_sum - $clk_sum}];
}
close $file_handle
puts "Total clock wire length : $clk_sum um "
puts "Total data wire length : $data_sum um"
puts "Total wire length in the design: $total_sum um"

preethi-grace@HP-245-G7-Notebook:~/Downloads/SURE TRUST/PROJECT/WEEK_2_ASSIGNMENT$ tclsh clk_length.tcl
Total clock wire length : 98.65 um
Total data wire length : 410.21000000000015 um
Total wire length in the design: 508.8600000000001 um
```

## f. Worst IR drop percentage and top 10 worst IR drop cells

```
set file1 [open "/home/preethi-grace/OpenLane/designs/counter_4_bit/runs/run1/reports/signoff/34-irdrop-VPWR.rpt" r]
set file2 [open "/home/preethi-grace/OpenLane/designs/counter_4_bit/runs/run1/reports/signoff/34-irdrop-VGND.rpt" r]

set vpwr_val {}
set vgnd_val {}

# Read VPWR file and storing values with the whole line
while { [gets $file1 line] >= 0 } {
    set value [lindex [split $line ","] 5] ;
    if { $value != "" } {
        lappend vpwr_val [list $value $line] ;
    }
}

# Read VGND file and storing values with the whole line
while { [gets $file2 line] >= 0 } {
    set value [lindex [split $line ","] 5] ;
    if { $value != "" } {
        lappend vgnd_val [list $value $line] ;
    }
}

# Sorting values in ascending order by taking reference of last column
set vpwr_val [lsort $vpwr_val]
set vgnd_val [lsort $vgnd_val]

puts "Top 10 least IR Drop values for VPWR:"
for {set i 0} {$i < 10 && $i < [llength $vpwr_val]} {incr i} {
    puts "[lindex [lindex $vpwr_val $i] 1]"
}

1/86
```

```

}

puts "Top 10 least IR Drop values for VGND:"
for {set i 0} {$i < 10 && $i < [llength $vgnd_val]} {incr i} {
    puts "[lindex [lindex $vgnd_val $i] 1]"
}

close $file1
close $file2

```

```

preethi-grace@HP-245-G7-Notebook:~/Downloads/SURE TRUST/PROJECT/WEEK_2_ASSIGNMENT$ tclsh least_irdrop.tcl
Top 10 least IR Drop values for VPWR:
_52_,VPWR,li1,27.8300,24.4800,1.799934
clkbuf_0_clk,VPWR,li1,27.1400,24.4800,1.799934
clkbuf_1_1__f_clk,VPWR,li1,26.6800,35.3600,1.799940
output5,VPWR,li1,27.6000,35.3600,1.799940
_56_,VPWR,li1,22.5400,24.4800,1.799944
clkbuf_1_0__f_clk,VPWR,li1,26.6800,13.6000,1.799944
FILLER_0_8_41,VPWR,li1,25.3000,35.3600,1.799947
_54_,VPWR,li1,25.3000,13.6000,1.799948
FILLER_0_4_15,VPWR,li1,15.1800,24.4800,1.799953
FILLER_0_4_27,VPWR,li1,18.1700,24.4800,1.799953
Top 10 least IR Drop values for VGND:
FILLER_0_1_61,VGND,li1,36.3400,16.3200,0.000020
FILLER_0_1_73,VGND,li1,40.9400,16.3200,0.000020
FILLER_0_2_60,VGND,li1,35.8800,16.3200,0.000020
FILLER_0_2_72,VGND,li1,40.4800,16.3200,0.000020
FILLER_0_2_80,VGND,li1,42.5500,16.3200,0.000020
PHY_EDGE_ROW_1_Right_1,VGND,li1,43.4700,16.3200,0.000020
PHY_EDGE_ROW_2_Right_2,VGND,li1,43.4700,16.3200,0.000020
output4,VGND,li1,32.6600,16.3200,0.000024
_54_,VGND,li1,25.3000,16.3200,0.000025
FILLER_0_1_15,VGND,li1,15.1800,16.3200,0.000026
preethi-grace@HP-245-G7-Notebook:~/Downloads/SURE TRUST/PROJECT/WEEK_2_ASSIGNMENT$

```


g. The design utilization at each stage

STAGE	UTILIZATION (%)
Synthesis	-
Floorplan	-
Placement	31
CTS	33
Routing	36
Signoff	-


10-03-2025

2. Explore the GUI option share the image of Floorplan -Placement - CTS and Route stage with below information

a. Floorplan :




i. Measure the core width and height




Width of core = 38.64  $\mu\text{m}$   
 Height of core = 27.68  $\mu\text{m}$

ii. Measure the die width and height




Width of die = 50  $\mu\text{m}$   
 Height of die = 50  $\mu\text{m}$






Name	Value
Type	Inst
Name	TAP_TAPCELL_ROW_3_24
Block	counter_4_bit
Master	sky130_fd_sc_hd__tapvpwrvgnd_1
Description	Tap cell
Placement status	LOCKED
Source type	DIST
Dont Touch	False
Orientation	MX
X	31.28 $\mu\text{m}$
Y	19.04 $\mu\text{m}$
▼ ITerms	2 items
VGND	VGND
VPWR	VPWR
BBox	(31.28,19.04), (31.74,21.76)
BBox Width, Height	(0.46, 2.72)




Name	Value
Type	Inst
Name	PHY_EDGE_ROW_3_Right_3
Block	counter_4_bit
Master	sky130_fd_sc_hd__decap_3
Description	Fill cell
Placement status	LOCKED
Source type	DIST
Dont Touch	False
Orientation	R180
X	42.78 $\mu\text{m}$
Y	19.04 $\mu\text{m}$
▼ ITerms	4 items
VGND	VGND
VNB	VGND
VPB	VPWR
VPWR	VPWR
BBox	(42.78,19.04), (44.16,21.76)
BBox Width, Height	(1.38, 2.72)





A micrograph showing a device with a grid of components. A yellow box highlights a specific component on the left side of the device.


Name	Value
Type	Inst
Name	PHY_EDGE_ROW_2_Left_12
Block	counter_4_bit
Master	sky130_fd_sc_hd__decap_3
Description	Fill cell
Placement status	LOCKED
Source type	DIST
Dont Touch	False
Orientation	R0
X	5.52 $\mu\text{m}$
Y	16.32 $\mu\text{m}$
▼ ITerms	4 items
VGND	VGND
VNB	VGND
VPB	VPWR
VPWR	VPWR
BBox	(5.52,16.32), (6.9,19.04)
RBox Width Height	(1.38 2.72)

b. Placement




i. Highlight the buffers and inverters in the design






ii. Highlight the flops in the design




Name	Value
Type	Master
Name	sky130_fd_sc_hd__dfrtp_1
Master type	CORE
Site	unithd
▼ MTerms	8 items
1	CLK
2	D
3	RESET_B
4	VGND
5	VNB
6	VPB
7	VPWR
8	Q
▼ Symmetry	3 items
1	X


iii. Capture the site row and measure the height and width




Width = 0.46 μm  
Height = 2.72 μm

iv. Find the different library cell heights and widths







Name	Value
Type	Inst
Name	<u>34</u>
Block	counter_4_bit
Module	<top>
Master	sky130_fd_sc_hd_nor2_1
Description	Standard cell
Placement status	PLACED
Source type	NONE
Dont Touch	False
Orientation	MY
X	19.78 $\mu\text{m}$
Y	27.2 $\mu\text{m}$
ITerms	7 items
A	net1
B	net5



Name	Value
Type	Inst
Name	<u>27</u>
Block	counter_4_bit
Module	<top>
Master	sky130_fd_sc_hd_inv_2
Description	Standard cell
Placement status	PLACED
Source type	NONE
Dont Touch	False
Orientation	MY
X	17.02 $\mu\text{m}$
Y	16.32 $\mu\text{m}$
ITerms	6 items
A	net3
VGND	VGND




Name	Value
Type	Inst
Name	<u>40</u>
Block	counter_4_bit
Module	<top>
Master	sky130_fd_sc_hd_xor2_1
Description	Standard cell
Placement status	PLACED
Source type	NONE
Dont Touch	False
Orientation	R0
X	12.88 $\mu\text{m}$
Y	27.2 $\mu\text{m}$
ITerms	7 items
A	<u>16</u>
B	<u>18</u>




13-03-2025


c. CTS



i. Highlight the CTS added buffer/inverter




ii. Highlight the clock routing and its metal layer usage





#### d. Routing



#### i. Highlight the signal routing and its metal layers

Display Control

- Layers
  - li1 ☒
  - mcon ☒
  - met1 ☒
  - via ☐
  - met2 ☒
  - via2 ☐
  - met3 ☒
  - via3 ☒
  - met4 ☐
  - via4 ☒
  - met5 ☐
- Nets
  - Signal ☒
  - Power ☐
  - Ground ☐
  - Clock ☐
- Instances ☐
- Blockages ☒
- Rulers ☒


Inspector

Name	Value
Type	Net
Name	net6
Block	counter_4_bit
Signal type	SIGNAL
Source type	NONE
Wire type	ROUTED
Special	False
Dont Touch	False
ITerms	3 items
1	_57_/Q
2	output6/A
3	hold3/A
BTerms	0 items
BBox	(35.505,27.465), (41.38,31.655)
BBox Width, Hei...	(5.875, 4.19)

Timing Route Guides

Inspec... Hierarchy Brow... Timing Rep... Ch...

ii. Figure out the newly added buffer/inverter in the routing stage



15-03-2025

3. Setup the flow with the below features

- a. Do pnR for 32-bit up-down counter 6ns clock period
- b. Set the uncertainty of the design to 10% of your clock frequency
- c. Set derate value to 3%

```
[INFO]: Setting clock uncertainty to: 0.6  
[INFO]: Setting clock transition to: 0.15  
[INFO]: Setting timing derate to: 3.0 %
```

- d. Utilization of floorplan to 70%
- e. Insert two columns of tap cells
- f. Enable core ring in the design
- g. CTS target skew to 5% of the clock period

16-03-2025

For inserting two rows of tap cells, if we tried to increase the spacing design, encountering atmost 900+ DRC errors, we can predict that for these specifications of the design, it needs more than two tap cell columns for solving latchup issues for cells, currently design has 4 column which is automatically inserted by openlane.

```

set ::env(DSIGN_NAME) {counter}
set ::env(VERILOG_FILES) [glob $::env(DSIGN_DIR)/src/*.v]
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "6.0"
set ::env(SYNTH_CLOCK_UNCERTAINTY) "0.6"
set ::env(SYNTH_TIMING_DERATE) "0.03"
set ::env(FP_CORE_UTIL) 70
set ::env(FP_PDN_CORE_RING) 1
set ::env((FP_TAPCELL_DIST) 15]
set ::env(FP_PDN_MULTILAYER) {1}

set tech_specific_config "$::env(DSIGN_DIR)/$::env(PDK)_$::env(STD_CELL_LIBRARY)_config.tcl"
if { [file exists $tech_specific_config] == 1 } {
    source $tech_specific_config
}


```

For Clock skew, the parameter is removed from the open lane.

CTS\_TARGET\_SKEW

**Removed: No longer supported by underlying utility:** The target clock skew in picoseconds.  
(Default: 200 ps)

Except for these 2 specifications, I have completed the design flow for the 32-bit counter.



This is the final layout of a 32-bit counter design with given specifications.