
# C-MOS 24-BIT DIGITAL AUDIO SIGNAL PROCESSOR - TOP VIEW -



(VDD = +5 V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	1/( )   \( \( \( \( \) \)   \( \)		PIN No.	I/O	SIGNAL	
1	I/O	EA6/ED18	21	I/O	ED3	41	I	TEST3	61	I	HXBCK	81	_	Vdd	
2	I/O	EA7/ED19	22		GND	42	I	BIO	62	ı	HXS	82	I	HDIR	
3	I/O	EA8/ED20	23	_	Vdd	43	I	ĪNT1	63	ı	ĊS	83	I	SEL5V3V	
4	I/O	EA9/ED21	24	I/O	ED4	44	I	INT2	64	ı	HBCKS	84	ı	MUTE	
5	I/O	EA10/ED22	25	I/O	ED5	45	I	ĪNT3	65	_	GND	85	ı	TRST	
6	I/O	EA11/ED23	26	I/O	ED6	46	I	ARBC1	66	_	VDD	86	I	RS	
7	_	GND	27	I/O	ED7	47	I	ARBC2	67	I	AXBC1	87	0	ĪOE	
8	_	VDD	28	I/O	ED8	48	0	AX1	68	ı	AXBC2	88	0	RAS	
9	I	CLKM0	29	I/O	ED9	49	0	AX2	69	ı	AXLR1	89	0	CAS	
10	I	CLKM1	30	I/O	ED10	50	0	AX3	70	0	DIV8	90		GND	
11	I	TMS	31	I/O	ED11	51	_	GND	71	0	LAV	91	_	VDD	
12	I	TDI	32		GND	52		Vdd	72	0	LMV	92	0	WE	
13	I	TCK	33		Vdd	53	0	HX	73	0	DRDY	93	I/O	EA0	
14	I	CLKIN	34	I/O	ED12	54	0	EMPTY	74	I/O	EMU0	94	I/O	EA1	
15	_	GND	35	I/O	ED13	55	I	AXLR2	75	I/O	EMU1	95	I/O	EA2	
16	_	VDD	36	I/O	ED14	56	I	AR1	76	0	TDO	96	I/O	EA3	
17	0	CLKO	37	I/O	ED15	57	Ī	AR2	77	0	DIV512	97		GND	
18	I/O	ED0	38	I	TEST0	58	I	HRBCK	78	I	ARLR1	98		VDD	
19	I/O	ED1	39	I	TEST1	59	I	HR	79		ARLR2	99	I/O	EA4/ED16	
20	I/O	ED2	40	I	TEST2	60	I	HRS	80	_	GND	100	I/O	EA5/ED17	

#### **INPUT**

AR1, AR2 ; AUDIO DATA RECEIVER 1, 2 DATA RECEIVE ARBC1, ARBC2 ; AUDIO DATA RECEIVER 1, 2 BIT CLOCK

ARLR1, ARLR2 ; AUDIO DATA RECEIVER 1, 2 CHANNEL FRAMING SYNC

AXBC1, AXBC2 ; AUDIO DATA TRANSMITTER 1, 2/3 BIT CLOCK

AXLR1, AXLR2 : AUDIO DATA TRANSMITTER 1, 2/3 CHANNEL FRAMING SYNC

: BRANCH CONTROL BIO CLKIN ; CLOCK INPUT CLKM0, CLKM1 ; CLOCK MODE

: HOST INTERFACE CHIP SELECT ; HRBCK/HXBCK ACTIVE EDGE SELECT HBCKS

; HOST INTERFACE DATA DIRECTION SELECT HDIR ; HOST INTERFACE SERIAL PORT DATA RECEIVE HR HRBCK ; HOST INTERFACE SERIAL PORT RECEIVER CLOCK : HOST INTERFACE SERIAL PORT RECEIVE FRAME SYNC HRS HXBCK : HOST INTERFACE SERIAL PORT TRANSMITTER CLOCK ; HOST INTERFACE SERIAL PORT TRANSMITTER FRAME SYNC HXS

INT1, INT2, INT3 ; INTERRUPT #1, #2, #3

MUTE ; AUDIO RECEIVE/TRANSMIT MUTING

RS : DEVICE RESET SEL5V3V : BUFFER CONTROL

: TEST ACCESS PORT CLOCK TCK ; TEST ACCESS PORT SCAN INPUT TDI

TEST0 - TEST3 ; TEST MODE

: TEST ACCESS PORT MODE TMS **TRST** : TEST ACCESS PORT RESET

### OUTPUT

AX1 - AX3 ; AUDIO DATA TRANSMITTER 1-3 DATA OUTPUT

CAS : EXTERNAL MEMORY I/F COLUMN ADDRESS STROBE

CLKO : MACHINE CLOCK OUTPUT

DIV8 ; DIVIDE-BY-8 MACHINE CLOCK OUTPUT DIV512 : DIVIDE-BY-215 MACHINE CLOCK OUTPUT

; UPLOAD DATA READY DRDY

EMPTY : CMEM/PMEM UPDATE BUFFER EMPTY

: HOST INTERFACE SERIAL PORT TRANSMITTER OUTPUT HX

IOE ; EXTERNAL I/O ENABLE

LAV ; LATCHED ALU OVERFLOW FLAG LMV ; LATCHED MAC OVERFLOW FLAG

RAS : EXTERNAL MEMORY I/F ROW ADDRESS STROBE

TDO : TEST ACCESS PORT SCAN OUTPUT

WE : EXTERNAL MEMORY & I/O I/F WRITE ENABLE

### INPUT/OUTPUT


EA0 - EA3 ; EXTERNAL MEMORY & I/O ADDRESS (LOWER 4-BIT) EA4 - EA11 ; EXTERNAL MEMORY & I/O ADDRESS (HIGHER 8-BIT)

ED0 - ED15 ; EXTERNAL MEMORY DATA (16-BIT)/EXTERNAL I/O DATA (LOWER 16-BIT)

ED16 - ED23 ; EXTERNAL I/O DATA (HIGHER 8-BIT) EMU0, EMU1 ; EMULATOR INTERRUPT 0, 1

																					1
18	ED0																			AX1	48
19	ED1																			AX2	49
20	ED2																			AX3	50
21	ED3																			CAS	⊝ <u>89</u>
24	ED4																			LKO	17
25	ED5																			SVIC	70
26	ED6																			/512	77
<u>27</u>	ED7																			RDY	<u>73</u>
28	ED8																			PTY	⊙ <u>54</u>
29	ED9																			НХ	53
30	ED10																			IOE	⊝ <u>87</u>
<u>31</u>	ED11																			LAV	⊙ <u>71</u>
34	ED12																			LMV	<u>72</u>
35	ED13																			RAS	0 <u>88</u>
36	ED14																			TDO	76
37	ED15																			WE	<u>92</u>
93	EA0																			***	
94	EA1																				
95	EA2																				
96	EA3																				
99	EA4/ED16																				
100	EA5/ED17																				
1	EA6/ED18																				
2	EA7/ED19																				
1 2 3 4	EA8/ED20																				
4	EA9/ED21																				
_5	EA10/ED22	,																			
6	EA11/ED23																				
50	271172320	,																			
<u>56</u>	AR1																				
<u>57</u>	AR2																				
<u>46</u>	ARBC1																				
47 70	ARBC2																				
<u>78</u>	ARLR1																				
67	ARLR2																				
60	AXBC1																				
00	AXBC2																				
69	AXLR1																				
55	AXLR2																				
<u>42</u> 0	BIO																				
14	CLKIN																		F	MU0	74
79 67 68 69 55 14 9 10 63 64 82	CLKM0																			MU1	75
10	CLKM1																			14101	
<u>63</u> 0	CS																				
64	HBCKS		~		~							38									
82	HDIR		BC	S	BC	လွ	Σ	2	2	JTE	,-	L5V	¥	_	ST0	ST1	ST2	ST3	ত	ST	
		Ŧ	Ŧ	Ŧ	Ť	Ť	Ż	Ż	Ż	ĭ	RS	SE	2	2	믣	믣	믣	1	≥	TRST	
		29	28	99	61	62	4	$4 \downarrow$	<b>₹</b>	<b>2</b>	8	83	13	12	88	33	9	41 TEST3	=	82	

## TMC57070CFT (4/4)



\*; 25-BIT x 25-BIT + 52-BIT