

1. Description

1.1. Project

Project Name	Ass-02-STM32
Board Name	STM32F407G-DISC1
Generated with:	STM32CubeMX 4.19.0
Date	04/04/2017

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VGTx
MCU Package	LQFP100
MCU Pin number	100



3. Pins Configuration

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
2	PE3 *	I/O	GPIO_Output	CS_I2C/SPI [LIS302DL_CS_I2C/SPI]
6	VBAT	Power		
8	PC14-OSC32_IN **	I/O	RCC_OSC32_IN	PC14-OSC32_IN
9	PC15-OSC32_OUT **	I/O	RCC_OSC32_OUT	PC15-OSC32_OUT
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN **	I/O	RCC_OSC_IN	PH0-OSC_IN
13	PH1-OSC_OUT **	I/O	RCC_OSC_OUT	PH1-OSC_OUT
14	NRST	Reset		
15	PC0 *	I/O	GPIO_Output	OTG_FS_PowerSwitchOn
18	PC3 **	I/O	I2S2_SD	PDM_OUT [MP45DT02_DOUT]
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
23	PA0-WKUP	I/O	GPIO_EXTI0	B1 [Blue PushButton]
25	PA2	I/O	USART2_TX	
26	PA3	I/O	USART2_RX	
27	VSS	Power		
28	VDD	Power		
29	PA4 **	I/O	I2S3_WS	I2S3_WS [CS43L22_LRCK]
30	PA5 **	I/O	SPI1_SCK	SPI1_SCK [LIS302DL_SCL/SPC]
31	PA6 **	I/O	SPI1_MISO	SPI1_MISO [LIS302DL_SDO]
32	PA7 **	I/O	SPI1_MOSI	SPI1_MOSI [LIS302DL_SDA/SDI/SDO]
33	PC4 *	I/O	GPIO_Output	LCDTP_CS
34	PC5 *	I/O	GPIO_Input	LCDTP_IRQ
35	PB0 *	I/O	GPIO_Output	BL_PWM
37	PB2 *	I/O	GPIO_Input	BOOT1
38	PE7	I/O	FSMC_D4	
39	PE8	I/O	FSMC_D5	
40	PE9	I/O	FSMC_D6	
41	PE10	I/O	FSMC_D7	


Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
42	PE11	I/O	FSMC_D8	
43	PE12	I/O	FSMC_D9	
44	PE13	I/O	FSMC_D10	
45	PE14	I/O	FSMC_D11	
46	PE15	I/O	FSMC_D12	
47	PB10 **	I/O	I2S2_CK	CLK_IN [MP45DT02_CLK]
49	VCAP_1	Power		
50	VDD	Power		
52	PB13	I/O	SPI2_SCK	LCDTP_CLK
53	PB14	I/O	SPI2_MISO	LCDTP_DOUT
54	PB15	I/O	SPI2_MOSI	LCDTP_DIN
55	PD8	I/O	FSMC_D13	
56	PD9	I/O	FSMC_D14	
57	PD10	I/O	FSMC_D15	
58	PD11	I/O	FSMC_A16	
59	PD12 *	I/O	GPIO_Output	LD4 [Green Led]
60	PD13 *	I/O	GPIO_Output	LD3 [Orange Led]
61	PD14	I/O	FSMC_D0	
62	PD15	I/O	FSMC_D1	
64	PC7 **	I/O	I2S3_MCK	I2S3_MCK [CS43L22_MCLK]
68	PA9 **	I/O	USB_OTG_FS_VBUS	VBUS_FS
69	PA10 **	I/O	USB_OTG_FS_ID	OTG_FS_ID
70	PA11 **	I/O	USB_OTG_FS_DM	OTG_FS_DM
71	PA12 **	I/O	USB_OTG_FS_DP	OTG_FS_DP
72	PA13 **	I/O	SYS_JTMS-SWDIO	SWDIO
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
76	PA14 **	I/O	SYS_JTCK-SWCLK	SWCLK
78	PC10 **	I/O	I2S3_CK	I2S3_SCK [CS43L22_SCLK]
80	PC12 **	I/O	I2S3_SD	I2S3_SD [CS43L22_SDIN]
81	PD0	I/O	FSMC_D2	
82	PD1	I/O	FSMC_D3	
85	PD4	I/O	FSMC_NOE	
86	PD5	I/O	FSMC_NWE	
88	PD7	I/O	FSMC_NE1	
89	PB3 **	I/O	SYS_JTDO-SWO	SWO
92	PB6 **	I/O	I2C1_SCL	Audio_SCL [CS43L22_SCL]

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
94	BOOT0	Boot		
96	PB9 **	I/O	I2C1_SDA	Audio_SDA [CS43L22_SDA]
98	PE1	I/O	GPIO_EXTI1	MEMS_INT2 [LIS302DL_INT2]
99	VSS	Power		
100	VDD	Power		

* The pin is affected with an I/O function

** The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. IPs and Middleware Configuration

5.1. FSMC

NOR Flash/PSRAM/SRAM/ROM/LCD 1

Chip Select: set

Memory type: LCD Interface

LCD Register Select: A16

Data: 16 bits

5.1.1. NOR/PSRAM 1:

NOR/PSRAM control:

Memory type	LCD Interface
Bank	Bank 1 NOR/PSRAM 1
Write operation	Enabled
Extended mode	Disabled

NOR/PSRAM timing:

Address setup time in HCLK clock cycles	2 *
Data setup time in HCLK clock cycles	5 *
Bus turn around time in HCLK clock cycles	0 *

5.2. SPI2

Mode: Full-Duplex Master

5.2.1. Parameter Settings:

Basic Parameters:

Frame Format	Motorola
Data Size	8 Bits
First Bit	MSB First

Clock Parameters:

Prescaler (for Baud Rate)	32 *
Baud Rate	1.3125 MBits/s *
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

Advanced Parameters:

CRC Calculation	Disabled
NSS Signal Type	Software

5.3. SYS

Timebase Source: SysTick

5.4. USART2

Mode: Asynchronous

5.4.1. Parameter Settings:

Basic Parameters:

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

* User modified value

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
FSMC	PE7	FSMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE8	FSMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE9	FSMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE10	FSMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE11	FSMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE12	FSMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE13	FSMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE14	FSMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE15	FSMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD8	FSMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD9	FSMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD10	FSMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD11	FSMC_A16	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD14	FSMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD15	FSMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD0	FSMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD1	FSMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD4	FSMC_NOE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD5	FSMC_NWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD7	FSMC_NE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SPI2	PB13	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	LCDTP_CLK
	PB14	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	LCDTP_DOUT
	PB15	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	LCDTP_DIN
USART2	PA2	USART2_TX	Alternate Function Push Pull	Pull-up	Very High *	
	PA3	USART2_RX	Alternate Function Push Pull	Pull-up	Very High *	
Single Mapped Signals	PC14-OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	PC14-OSC32_IN
	PC15-	RCC_OSC32_O	n/a	n/a	n/a	PC15-OSC32_OUT

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	OSC32_OUT	UT				
	PH0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	PH0-OSC_IN
	PH1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	PH1-OSC_OUT
	PC3	I2S2_SD	Alternate Function Push Pull	No pull-up and no pull-down	Low	PDM_OUT [MP45DT02_DOUT]
	PA4	I2S3_WS	Alternate Function Push Pull	No pull-up and no pull-down	Low	I2S3_WS [CS43L22_LRCK]
	PA5	SPI1_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	SPI1_SCK [LIS302DL_SCL/SPC]
	PA6	SPI1_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Low	SPI1_MISO [LIS302DL_SDO]
	PA7	SPI1_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Low	SPI1_MOSI [LIS302DL_SDA/SDI/SDO]
	PB10	I2S2_CK	Alternate Function Push Pull	No pull-up and no pull-down	Low	CLK_IN [MP45DT02_CLK]
	PC7	I2S3_MCK	Alternate Function Push Pull	No pull-up and no pull-down	Low	I2S3_MCK [CS43L22_MCLK]
	PA9	USB_OTG_FS_VBUS	Input mode	No pull-up and no pull-down	n/a	VBUS_FS
	PA10	USB_OTG_FS_ID	Alternate Function Push Pull	No pull-up and no pull-down	Low	OTG_FS_ID
	PA11	USB_OTG_FS_DM	Alternate Function Push Pull	No pull-up and no pull-down	Low	OTG_FS_DM
	PA12	USB_OTG_FS_DP	Alternate Function Push Pull	No pull-up and no pull-down	Low	OTG_FS_DP
	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	SWDIO
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	SWCLK
	PC10	I2S3_CK	Alternate Function Push Pull	No pull-up and no pull-down	Low	I2S3_SCK [CS43L22_SCLK]
	PC12	I2S3_SD	Alternate Function Push Pull	No pull-up and no pull-down	Low	I2S3_SD [CS43L22_SDIN]
	PB3	SYS_JTDO-SWO	n/a	n/a	n/a	SWO
	PB6	I2C1_SCL	Alternate Function Open Drain	Pull-up	Low	Audio_SCL [CS43L22_SCL]
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Low	Audio_SDA [CS43L22_SDA]
GPIO	PE3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	CS_I2C/SPI [LIS302DL_CS_I2C/SPI]
	PC0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	OTG_FS_PowerSwitchOn
	PA0-WKUP	GPIO_EXTI0	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	B1 [Blue PushButton]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PC4	GPIO_Output	Output Push Pull	Pull-down *	Low	LCDTP_CS
	PC5	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	LCDTP_IRQ
	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	BL_PWM
	PB2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	BOOT1
	PD12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD4 [Green Led]
	PD13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Orange Led]
	PE1	GPIO_EXTI1	External Event Mode with Rising edge trigger detection *	No pull-up and no pull-down	n/a	MEMS_INT2 [LIS302DL_INT2]

6.2. DMA configuration

nothing configured in DMA service

6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
SPI2 global interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
EXTI line0 interrupt	unused		
USART2 global interrupt	unused		
FPU global interrupt	unused		

* User modified value

7. Power Consumption Calculator report

7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
MCU	STM32F407VGTx
Datasheet	022152_Rev7

7.2. Parameter Selection

Temperature	25
Vdd	3.3

8. Software Project

8.1. Project Settings

Name	Value
Project Name	Ass-02-STM32
Project Folder	C:\Users\pstepien\workspace\Ass-02-STM32
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_F4 V1.14.0

8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No