

## **PERI INSTITUTE OF TECHNOLOGY**

Mannivakkam,Chennai-600048

(Affiliated to **ANNA UNIVERSITY**,Chennai)



**CS3351-**

**DIGITAL PRINCIPLES AND COMPUTER ORGANISATION  
LAB RECORD**

**NAME :** .....

**REGISTER NO** :.....

**YEAR/SEM** :.....

**DEPARTMENT** .....

**SUBJECT** .....



## BONAFIDE CERTIFICATE

*This is a bonafide certificate of the practical work done by*

*Mr./Ms. .... Register No .....*

*of.....department..... Year / ..... Semester during the  
academic year .....in the Digital Principles and Computer  
Organisation laboratory.*

**Staff-In-Charge.**

**Head of the Department**

Submitted for Practical Examination held on.....

**Internal Examiner.**

**External Examiner**

## **SYLLABUS**

### **CS3351-Digital Principles and Computer Organization**

#### **LIST OF EXPERIMENTS**

1. Verification of Boolean theorems using logic gates.
2. Design and implementation of combinational circuits using gates for arbitrary functions.
3. Implementation of 4-bit binary adder/subtractor circuits.
4. Implementation of code converters.
5. Implementation of BCD adder, encoder and decoder circuits
6. Implementation of functions using Multiplexers.
7. Implementation of the synchronous counters
8. Implementation of a Universal Shift register.
9. Simulator based study of Computer Architecture.

## **LIST OF EXPERIMENTS**

1. Study of Logic gates
2. Verification of Boolean theorems using logic gates.
3. Design and implementation of combinational circuits using gates  
for arbitrary functions.
4. Implementation of 4-bit binary adder/subtractor circuits.
5. Implementation of code converters.
6. Implementation of BCD adder, encoder and decoder circuits
7. Implementation of functions using Multiplexers.
8. Implementation of the synchronous counters
9. Implementation of a Universal Shift register.
10. Simulator based study of Computer Architecture.

## INDEX

<b>Ex.No.</b>	<b>Date</b>	<b>Title</b>	<b>Marks</b>	<b>Staff Sign.</b>
1		STUDY OF LOGIC GATES		
2		VERIFICATION OF BOOLEAN THEOREMS USING DIGITAL LOGIC GATES		
3		CODE CONVERTOR		
4		ADDER AND SUBTRACTOR		
5		4-BIT /BCD ADDER AND SUBTRACTOR		
6		MUX AND DEMUX		
7		ENCODER		
8		SHIFT REGISTER		
9		SYNCHRONOUS COUNTER		
10		SIMULATION OF COMPUTER ARCHITECTURE		

**AIM:**

To study about logic gates and verify their truth tables.

**APPARATUS REQUIRED:**

SL.NO.	COMPONENT	SPECIFICATION	QTY
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	NAND GATE 2 I/P	IC 7400	1
5.	NOR GATE	IC 7402	1
6.	X-OR GATE	IC 7486	1
7.	NAND GATE 3 I/P	IC 7410	1
8.	IC TRAINER KIT	-	1
9.	PATCH CORD	-	14

**THEORY:**

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.

**AND GATE:**

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

**OR GATE:**

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

**NOT GATE:**

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

**AND GATE:**

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low .The output is low level when both inputs are high.

**NOR GATE:**

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

### X-OR GATE:


The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

### PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

### AND GATE


#### SYMBOL



#### TRUTH TABLE


A	B	A.B
0	0	0
0	1	0
1	0	0
1	1	1

#### PIN DIAGRAM



### OR GATE


#### SYMBOL :



#### TRUTH TABLE


A	B	A+B
0	0	0
0	1	1
1	0	1
1	1	1

#### PIN DIAGRAM :




## NOT GATE

### SYMBOL



### PIN DIAGRAM




### TRUTH TABLE :


A	$\bar{A}$
0	1
1	0

## EX-OR GATE

### SYMBOL



### PIN DIAGRAM




### TRUTH TABLE :

A	B	$\bar{A}B + A\bar{B}$
0	0	0
0	1	1
1	0	1
1	1	0

## 2-INPUT NAND GATE


**SYMBOL**



**TRUTH TABLE**


A	B	$\overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

**PIN DIAGRAM**



## 3-INPUT NAND GATE


**SYMBOL :**



**TRUTH TABLE**


A	B	C	$\overline{A \cdot B \cdot C}$
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

**PIN DIAGRAM :**




## NOR GATE

SYMBOL :



PIN DIAGRAM :



TRUTH TABLE

A	B	$\overline{A+B}$
0	0	1
0	1	1
1	0	1
1	1	0

Program (3)	Output& Result (3)	Viva (4)	Total (10)

## **RESULT:**

The logic gates are studied and its truth tables are verified.

**Ex.No.-2**

## **VERIFICATION OF BOOLEAN THEOREMS USING DIGITAL LOGIC GATES**

### **AIM:**

To verify the Boolean Theorems using logic gates.

### **APPARATUS REQUIRED:**

SL. NO.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	IC TRAINER KIT	-	1
5.	CONNECTING WIRES	-	As per required

### **THEORY:**

#### **BASIC BOOLEAN LAWS**

##### **1. Commutative Law**

The binary operator OR, AND is said to be commutative if,

1.  $A+B = B+A$
2.  $A.B=B.A$

##### **2. Associative Law**

The binary operator OR, AND is said to be associative if,

1.  $A+(B+C) = (A+B)+C$
2.  $A.(B.C) = (A.B).C$

##### **3. Distributive Law**

The binary operator OR, AND is said to be distributive if,

1.  $A+(B.C) = (A+B).(A+C)$
2.  $A.(B+C) = (A.B)+(A.C)$

##### **4. Absorption Law**

1.  $A+AB = A$
2.  $A+AB = A+B$

##### **5. Involution (or) Double complement Law**

1.  $A = A$

##### **6. Idempotent Law**

1.  $A+A = A$
2.  $A.A = A$

## 7. Complementary Law

1.  $A + A' = 1$
2.  $A \cdot A' = 0$

## 8. De Morgan's Theorem

1. The complement of the sum is equal to the sum of the product of the individual complements.


$$(A+B)' = (A') \cdot (B)'$$

2. The complement of the product is equal to the sum of the individual complements.


$$(A \cdot B)' = (A)' + (B)'$$

### Associative Laws of Boolean Algebra

$$A + (B + C) = (A + B) + C$$



$$A \cdot (B \cdot C) = (A \cdot B) \cdot C$$



Proof of the Associative Property for the OR operation:  $(A+B)+C = A+(B+C)$

A	B	C	$(A+B)$	$(B+C)$	$A+(B+C)$	$(A+B)+C$
0	0	0	0	0	0	0
0	0	1	0	1	1	1
0	1	0	1	1	1	1
0	1	1	1	1	1	1
1	0	0	1	0	1	1
1	0	1	1	1	1	1
1	1	0	1	1	1	1
1	1	1	1	1	1	1


Proof of the Associative Property for the AND operation:  $(A \cdot B) \cdot C = A \cdot (B \cdot C)$

A	B	C	$(A \cdot B)$	$(B \cdot C)$	$A \cdot (B \cdot C)$	$(A \cdot B) \cdot C$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	1	0	0	0
1	1	1	1	1	1	1

### Distributive Laws of Boolean Algebra

$$A \cdot (B + C) = A \cdot B + A \cdot C$$

$$A(B + C) = AB + AC$$



#### Proof of Distributive Rule

A	B	C	$A \cdot B$	$A \cdot C$	$(A \cdot B) + (A \cdot C)$	$(B + C)$	$A \cdot (B + C)$
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	0	1	0
0	1	1	0	0	0	1	0
1	0	0	0	0	0	0	0
1	0	1	0	1	1	1	1
1	1	0	1	0	1	1	1
1	1	1	1	1	1	1	1


#### Proof of Distributive Rule

A	B	C	$A+B$	$A+C$	$(A+B) \cdot (A+C)$	$(B \cdot C)$	$A+(B \cdot C)$
0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	1	1	1	1
1	0	0	1	1	1	0	1
1	0	1	1	1	1	0	1
1	1	0	1	0	1	0	1
1	1	1	1	1	1	1	1

### Demorgan's Theorem

a) Proof of equation (1):

Construct the two circuits corresponding to the functions  $A'$ ,  $B'$  and  $(A+B)'$  respectively. Show that for all combinations of A and B, the two circuits give identical results. Connect these circuits and verify their operations.



(a)




(b)

Proof (via Truth Table) of DeMorgan's Theorem  $\overline{A \cdot B} = \overline{A} + \overline{B}$

<b>A</b>	<b>B</b>	<b><math>A \cdot B</math></b>	<b><math>\overline{A \cdot B}</math></b>	<b><math>\overline{A}</math></b>	<b><math>\overline{B}</math></b>	<b><math>\overline{A} + \overline{B}</math></b>
0	0	0	1	1	1	1
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0

### b) Proof of equation (2)

Construct two circuits corresponding to the functions  $A' + B'$  and  $(A \cdot B)'$ . Show that, for all combinations of  $A$  and  $B$ , the two circuits give identical results. Connect these circuits and verify their operations.



(a)




(b)

Proof (via Truth Table) of DeMorgan's Theorem  $\overline{A + B} = \overline{A} \cdot \overline{B}$


<b>A</b>	<b>B</b>	<b><math>A + B</math></b>	<b><math>\overline{A + B}</math></b>	<b><math>\overline{A}</math></b>	<b><math>\overline{B}</math></b>	<b><math>\overline{A} \cdot \overline{B}</math></b>
0	0	0	1	1	1	1
0	1	1	0	1	0	0
1	0	1	0	0	1	0
1	1	1	0	0	0	0

### Commutative Laws of Boolean Algebra

$$A + B = B + A$$



$$A \cdot B = B \cdot A$$



**We will also use the following set of postulates:**

**P1:** Boolean algebra is closed under the AND, OR, and NOT operations.

**P2:** The identity element with respect to  $\cdot$  is one and  $+$  is zero. There is no identity element with respect to logical NOT.

**P3:** The  $\cdot$  and  $+$  operators are commutative.

**P4:**  $\cdot$  and  $+$  are distributive with respect to one another. That is,

$$A \cdot (B + C) = (A \cdot B) + (A \cdot C) \text{ and } A + (B \cdot C) = (A + B) \cdot (A + C).$$

**P5:** For every value  $A$  there exists a value  $A'$  such that  $A \cdot A' = 0$  and  $A + A' = 1$ .

This value is the logical complement (or NOT) of  $A$ .

**P6:**  $\cdot$  and  $+$  are both associative. That is,  $(A \cdot B) \cdot C = A \cdot (B \cdot C)$  and  $(A + B) + C = A + (B + C)$ .

You can prove all other theorems in boolean algebra using these postulates.

#### PROCEDURE:

1. Obtain the required IC along with the Digital trainer kit.
2. Connect zero volts to GND pin and +5 volts to Vcc.
3. Apply the inputs to the respective input pins.
4. Verify the output with the truth table.

Program (3)	Output& Result (3)	Viva (4)	Total (10)

#### RESULT:

Thus the above stated Boolean laws are verified.

**AIM:**

To design and implement 4-bit

- (i) Binary to gray code converter
- (ii) Gray to binary code converter
- (iii) BCD to excess-3 code converter
- (iv) Excess-3 to BCD code converter

**APPARATUS REQUIRED:**

SL.NO.	COMPONENT	SPECIFICATION	QTY.
1.	X-OR GATE	IC 7486	1
2.	AND GATE	IC 7408	1
3.	OR GATE	IC 7432	1
4.	NOT GATE	IC 7404	1
5.	IC TRAINER KIT	-	1
6.	PATCH CORDS	-	35

**THEORY:**

The availability of large variety of codes for the same discrete elements of information results in the use of different codes by different systems. A conversion circuit must be inserted between the two systems if each uses different codes for same information. Thus, code converter is a circuit that makes the two systems compatible even though each uses different binary code.

The bit combination assigned to binary code to gray code. Since each code uses four bits to represent a decimal digit. There are four inputs and four outputs. Gray code is a non-weighted code.

The input variable are designated as B3, B2, B1, B0 and the output variables are designated as C3, C2, C1, Co. from the truth table, combinational circuit is designed. The Boolean functions are obtained from K-Map for each output variable.

A code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code to Excess-3 code, the input lines must supply the bit combination of elements as specified by code and the output lines generate the corresponding bit combination of code. Each one of the four maps represents one of the four outputs of the circuit as a function of the four input variables.


A two-level logic diagram may be obtained directly from the Boolean expressions derived by the maps. These are various other possibilities for a logic diagram that implements this circuit. Now the OR gate whose output is C+D has been used to implement partially each of three outputs.

### **BINARY TO GRAY CODE CONVERTOR**

#### **TRUTH TABLE:**

Binary Input				Gray Code Output			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

#### **K-Map for G3**



$$G_3 = B_3$$

### K-Map for G<sub>2</sub>

		B1B0	B3B2		
		00	01	11	10
00		0	0	0	0
01		1	1	1	1
11		0	0	0	0
10		1	1	1	1

$$G_2 = B_3 \oplus B_2$$

### K-Map for G<sub>1</sub>

		B1B0	B3B2		
		00	01	11	10
00		0	0	1	1
01		1	1	0	0
11		1	1	0	0
10		0	0	1	1


$$G_1 = B_1 \oplus B_2$$

### K-Map for G<sub>0</sub>

		B1B0	B3B2		
		00	01	11	10
00		0	1	0	1
01		0	1	0	1
11		0	1	0	1
10		0	1	0	1

$$G_0 = B_1 \oplus B_0$$

### LOGIC DIAGRAM:



### GRAY CODE TO BINARY CONVERTOR

#### TRUTH TABLE:

GRAY CODE				BINARY CODE			
G3	G2	G1	G0	B3	B2	B1	B0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1

### K-Map for B<sub>3</sub>:

		G <sub>1</sub> G <sub>0</sub>	G <sub>3</sub> G <sub>2</sub>			
		00	01	11	10	
		00	0	0	0	0
		01	0	0	0	0
		11	1	1	1	1
		10	1	1	1	1

$$B_3 = G_3$$

### K-Map for B<sub>2</sub>:

		G <sub>1</sub> G <sub>0</sub>	G <sub>3</sub> G <sub>2</sub>			
		00	01	11	10	
		00	0	0	0	0
		01	1	1	1	1
		11	0	0	0	0
		10	1	1	1	1

$$B_2 = G_3 \oplus G_2$$

### K-Map for B<sub>1</sub>:

		G <sub>1</sub> G <sub>0</sub>	G <sub>3</sub> G <sub>2</sub>			
		00	01	11	10	
		00	0	0	1	1
		01	1	1	0	0
		11	0	0	1	1
		10	1	1	0	0


$$B_1 = G_3 \oplus G_2 \oplus G_1$$

### K-Map for B0:

		G1G0	G3G2		
		00	01	11	10
00		0	1	0	1
01		1	0	1	0
11		0	1	0	1
10		1	0	1	0

$$B_0 = G_3 \oplus G_2 \oplus G_1 \oplus G_0$$


### LOGIC DIAGRAM:



**TRUTH TABLE:      BCD TO EXCESS-3 CONVERTOR**


BCD input				Excess – 3 output			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0
1	0	1	0	x	x	x	x
1	0	1	1	x	x	x	x
1	1	0	0	x	x	x	x
1	1	0	1	x	x	x	x
1	1	1	0	x	x	x	x
1	1	1	1	x	x	x	x

**K-Map for E<sub>3</sub>:**




$$E_3 = B_3 + B_2 (B_0 + B_1)$$

**K-Map for E<sub>2</sub>:**




$$E_2 = B_2 \oplus (B_1 + B_0)$$

**K-Map for E<sub>1</sub>:**



$$E_1 = B_1 \bar{+} B_0$$

**K-Map for E<sub>0</sub>:**




$$E_0 = \overline{B_0}$$

## EXCESS-3 TO BCD CONVERTOR

### TRUTH TABLE:

Excess – 3 Input				BCD Output			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	1
0	1	0	1	0	0	1	0
0	1	1	0	0	0	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	0	1
1	0	0	1	0	1	1	0
1	0	1	0	0	1	1	1
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	1

### LOGIC DIAGRAM:



## EXCESS-3 TO BCD CONVERTOR

### K-Map for A:

		X3 X4	00	01	11	10
		X1 X2	00	X	0	X
		00	0	0	0	0
		01	0	0	0	0
		11	1	X	X	X
		10	0	0	1	0

$$A = X_1 X_2 + X_3 X_4 X_1$$

### K-Map for B:

		X3 X4	00	01	11	10	
		X1 X2	00	X	X	0	X
		00	0	0	1	0	
		01	0	X	X	X	
		11	1	1	0	1	
		10	1	1	0	1	

$$B = X_2 \oplus (\bar{X}_3 + \bar{X}_4)$$

### K-Map for C:

		X3 X4	00	01	11	10	
		X1 X2	00	X	X	0	X
		00	0	1	X	1	
		01	0	X	X	X	
		11	X	1	0	1	
		10	1	1	0	1	


$$C = X_3 \oplus X_4$$

### K-Map for D:

		X3 X4	00	01	11	10
		X1 X2	00	X	0	X
		00	1	0	0	1
		01	1	X	X	X
		11	1	0	0	1
		10	1	0	0	1

$$D = \overline{X_4}$$

### EXCESS-3 TO BCD CONVERTOR



### **PROCEDURE:**

- Connections were given as per circuit diagram.
- Logical inputs were given as per truth table
- Observe the logical output and verify with the truth tables.

Program (3)	Output& Result (3)	Viva (4)	Total (10)

## RESULT:

Thus the following 4-bit converters are designed and constructed.

- (i) Binary to gray code converter
- (ii) Gray to binary code converter
- (iii) BCD to excess-3 code converter
- (iv) Excess-3 to BCD code converter

**AIM:**

To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using logic gates.

**APPARATUS REQUIRED:**

<b>SL.NO.</b>	<b>COMPONENT</b>	<b>SPECIFICATION</b>	<b>QTY.</b>
1.	AND GATE	IC 7408	1
2.	X-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
4.	OR GATE	IC 7432	1
5.	IC TRAINER KIT	-	1
6.	PATCH CORDS	-	23

**THEORY:****HALF ADDER:**

A half adder has two inputs for the two bits to be added and two outputs one from the sum ‘ S’ and other from the carry ‘ c’ into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

**FULL ADDER:**

A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

**HALF SUBTRACTOR:**

The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.

**FULL SUBTRACTOR:**


The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor .The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.

## HALF ADDER

TRUTH TABLE:


A	B	CARRY	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

K-Map for SUM:




$$\text{SUM} = A'B + AB'$$

K-Map for CARRY:



$$\text{CARRY} = AB$$

LOGIC DIAGRAM:




## FULL ADDER

### **TRUTH TABLE:**


A	B	C	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

### K-Map for SUM



$$\text{SUM} = A'B'C + A'BC' + ABC' + ABC$$


### K-Map for CARRY



$$\text{CARRY} = AB + BC + AC$$

## LOGIC DIAGRAM:

### FULL ADDER USING TWO HALF ADDER




### HALF SUBTRACTOR

#### TRUTH TABLE:


A	B	BORROW	DIFFERENCE
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

#### K-Map for DIFFERENCE




$$\text{DIFFERENCE} = A'B + AB'$$

#### K-Map for BORROW



$$\text{BORROW} = A'B$$

## LOGIC DIAGRAM




## FULL SUBTRACTOR

### **TRUTH TABLE:**


A	B	C	BORROW	DIFFERENCE
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

### K-Map for Difference




$$\text{Difference} = A'B'C + A'BC' + AB'C' + ABC$$

### K-Map for Borrow




$$\text{Borrow} = A'B + BC + A'C$$

### LOGIC DIAGRAM:



### FULL SUBTRACTOR USING TWO HALF SUBTRACTOR



### **PROCEDURE:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Program (3)	Output& Result (3)	Viva (4)	Total (10)

### **RESULT:**

Thus, the half adder, full adder, half subtractor and full subtractor circuits are designed, constructed and verified the truth table using logic gates

**AIM:**

To design and implement 4-bit adder and subtractor using basic gates and MSI device IC 7483.

**APPARATUS REQUIRED:**

SL.NO.	COMPONENT	SPECIFICATION	QTY.
1.	IC	IC 7483	1
2.	EX-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	40

**THEORY:****4 BIT BINARY ADDER:**

A binary adder is a digital circuit that produces the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the output carry from each full adder connected to the input carry of next full adder in chain. The augends bits of 'A' and the addend bits of 'B' are designated by subscript numbers from right to left, with subscript 0 denoting the least significant bits. The carries are connected in chain through the full adder. The input carry to the adder is  $C_0$  and it ripples through the full adder to the output carry  $C_4$ .

**4 BIT BINARY SUBTRACTOR:**

The circuit for subtracting  $A - B$  consists of an adder with inverters, placed between each data input 'B' and the corresponding input of full adder. The input carry  $C_0$  must be equal to 1 when performing subtraction.

**4 BIT BINARY ADDER/SUBTRACTOR:**

The addition and subtraction operation can be combined into one circuit with one common binary adder. The mode input M controls the operation. When  $M=0$ , the circuit is adder circuit. When  $M=1$ , it becomes subtractor.

**4 BIT BCD ADDER:**

Consider the arithmetic addition of two decimal digits in BCD, together with an input carry from a previous stage. Since each input digit does not exceed 9, the output sum cannot be greater than 19, the 1 in the sum being an input carry. The output of two decimal digits must be represented in BCD and should appear in the form listed in the columns.


ABCD adder that adds 2 BCD digits and produce a sum digit in BCD. The 2 decimal digits, together with the input carry, are first added in the top 4 bit adder to produce the binary sum.

### PIN DIAGRAM FOR IC 7483:

1	A4	B4	16	
2	S3	I	S4	15
3	A3	C	C4	14
4	B3	7	C1	13
5	VCC	4	GND	12
6	S2	8	B1	11
7	B2	3	A1	10
8	A2		S1	9


### 4-BIT BINARY ADDER

### LOGIC DIAGRAM:




## 4-BIT BINARY SUBTRACTOR

### LOGIC DIAGRAM:



## 4-BIT BINARY ADDER/SUBTRACTOR


### LOGIC DIAGRAM:



### TRUTH TABLE:

Input Data A				Input Data B					Addition					Subtraction			
A4	A3	A2	A1	B4	B3	B2	B1	C	S4	S3	S2	S1	B	D4	D3	D2	D1
1	0	0	0	0	0	1	0	0	1	0	1	0	1	0	1	1	0
1	0	0	0	1	0	0	0	1	0	0	0	0	1	0	0	0	0
0	0	1	0	1	0	0	0	0	1	0	1	0	0	1	0	1	0
0	0	0	1	0	1	1	1	0	1	0	0	0	0	1	0	1	0
1	0	1	0	1	0	1	1	1	0	0	0	1	0	0	1	1	1
1	1	1	0	1	1	1	1	1	1	0	1	0	0	1	1	1	1
1	0	1	0	1	1	0	1	1	0	1	1	1	0	1	1	0	1

### LOGIC DIAGRAM FOR BCD ADDER:



## TRUTH TABLE AND K-MAP

BCD SUM				CARRY
S4	S3	S2	S1	C
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	1	0	1
1	1	1	1	1

S3 S4 \ S1 S2	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	1	1	1	1
10	0	0	1	1

## PROCEDURE:

- (i) Connections were given as per circuit diagram.
- (ii) Logical inputs were given as per truth table
- (iii) Observe the logical output and verify with the truth tables.

Program (3)	Output& Result (3)	Viva (4)	Total (10)

## RESULT:

Thus the 4-bit adder and subtractor and BCD a using basic gates and MSI device IC 7483 is designed and implemented.

**AIM:**

To design and implement the Multiplexer and Demultiplexer using logic gates and study of IC 74150 and IC 74154.

**APPARATUS REQUIRED:**

SL.NO.	COMPONENT	SPECIFICATION	QTY.
1.	3 I/P AND GATE	IC 7411	2
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
2.	IC TRAINER KIT	-	1
3.	PATCH CORDS	-	32

**THEORY:****MUX:**

Multiplexer means transmitting a large number of information units over a smaller number of channels or lines. A digital multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally there are  $2^n$  input lines and  $n$  selection lines whose bit combination determine which input is selected.


**DEMUX:**

The function of Demultiplexer is in contrast to multiplexer function. It takes information from one line and distributes it to a given number of output lines. For this reason, the Demultiplexer is also known as a data distributor. Decoder can also be used as Demultiplexer.

In the 1: 4 Demultiplexer circuit, the data input line goes to all of the AND gates. The data select lines enable only one gate at a time and the data on the data input line will pass through the selected gate to the associated data output line.

## 4:1 MULTIPLEXER

BLOCK DIAGRAM FOR 4:1 MULTIPLEXER:



FUNCTION TABLE:


S1	S0	INPUTS Y
0	0	D0 → D0 S1' S0'
0	1	D1 → D1 S1' S0
1	0	D2 → D2 S1 S0'
1	1	D3 → D3 S1 S0

$$Y = D0 S1' S0' + D1 S1' S0 + D2 S1 S0' + D3 S1 S0$$

TRUTH TABLE:


S1	S0	Y = OUTPUT
0	0	D0
0	1	D1
1	0	D2
1	1	D3

### CIRCUIT DIAGRAM FOR MULTIPLEXER:



### 1:4 DEMULTIPLEXER

### BLOCK DIAGRAM FOR 1:4 DEMULTIPLEXER:



### FUNCTION TABLE:


S1	S0	INPUT
0	0	$X \rightarrow D0 = X S1' S0'$
0	1	$X \rightarrow D1 = X S1' S0$
1	0	$X \rightarrow D2 = X S1 S0'$
1	1	$X \rightarrow D3 = X S1 S0$

$$Y = X S1' S0' + X S1' S0 + X S1 S0' + X S1 S0$$


**TRUTH TABLE:**

INPUT			OUTPUT			
S1	S0	I/P	D0	D1	D2	D3
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	0
1	0	0	0	0	0	0
1	0	1	0	0	1	0
1	1	0	0	0	0	0
1	1	1	0	0	0	1


**LOGIC DIAGRAM FOR DEMULTIPLEXER:**



### PIN DIAGRAM FOR IC 74150:



### PIN DIAGRAM FOR IC 74154:



### PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Program (3)	Output& Result (3)	Viva (4)	Total (10)

### RESULT:

Thus the multiplexer and Demultiplexer using logic gates are designed and implemented.

<b>Ex. No.7</b>	<b>ENCODER</b>	

### **AIM:**

To construct and verify the 8 X 3 Encoder.

### **COMPONENTS / EQUIPMENTS REQUIRED:**

<b>S. No</b>	<b>Components / Equipments</b>	<b>Specification</b>	<b>Quantity</b>
1.	Digital IC trainer kit	-	1
2.	OR Gate	IC7432	3
3.	Connecting Wires	-	Sufficient Numbers

### **THEORY:**

Digital Computers, Microprocessors and other digital systems are binary operated whereas our language of communication is in decimal numbers and alphabetical characters only. Therefore, the need arises for interfacing between digital system and human operators. To accomplish this task, Encoder is used.

### **PROCEDURE:**

1. Construct the circuit as per the diagram
2. Switch on the power supply.
3. Apply the necessary input and observe the outputs to verify the truth table.


### **OUTPUT**

$$A = D_4 + D_5 + D_6 + D_7$$

$$B = D_2 + D_3 + D_6 + D_7$$

$$C = D_1 + D_3 + D_5 + D_7$$

## LOGIC DIAGRAM



## TRUTH TABLE

INPUT								OUTPUT		
D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	A	B	C
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	0	1	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1

Program (3)	Output& Result (3)	Viva (4)	Total (10)

## RESULT:

Thus an 8 x 3 encoder is constructed and verified.

**AIM:**

To design and implement the following shift registers


- (i) Serial in serial out
- (ii) Serial in parallel out
- (iii) Parallel in serial out
- (iv) Parallel in parallel out

**APPARATUS REQUIRED:**

SL.NO.	COMPONENT	SPECIFICATION	QTY.
1.	D FLIP FLOP	IC 7474	2
2.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	PATCH CORDS	-	35


**THEORY:**

A register is capable of shifting its binary information in one or both directions is known as shift register. The logical configuration of shift register consist of a D-Flip flop cascaded with output of one flip flop connected to input of next flip flop. All flip flops receive common clock pulses which causes the shift in the output of the flip flop. The simplest possible shift register is one that uses only flip flop. The output of a given flip flop is connected to the input of next flip flop of the register. Each clock pulse shifts the content of register one bit position to right.

**PIN DIAGRAM OF IC 7474:**

## SERIAL IN SERIAL OUT

### LOGIC DIAGRAM:




### TRUTH TABLE:

CLK	Serial In	Serial Out
1	1	0
2	0	0
3	0	0
4	1	1
5	X	0
6	X	0
7	X	1

## SERIAL IN PARALLEL OUT

### LOGIC DIAGRAM:




## TRUTH TABLE:

CLK	DATA	OUTPUT			
		Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	1	0	0	0
2	0	0	1	0	0
3	0	0	0	1	1
4	1	1	0	0	1

## **PARALLEL IN SERIAL OUT**

## **LOGIC DIAGRAM:**




## **TRUTH TABLE:**

<b>CLK</b>	<b>Q3</b>	<b>Q2</b>	<b>Q1</b>	<b>Q0</b>	<b>O/P</b>
0	1	0	0	1	1
1	0	0	0	0	0
2	0	0	0	0	0
3	0	0	0	0	1

## PARALLEL IN PARALLEL OUT

### **LOGIC DIAGRAM:**



### **TRUTH TABLE:**

CLK	DATA INPUT				OUTPUT			
	D <sub>A</sub>	D <sub>B</sub>	D <sub>C</sub>	D <sub>D</sub>	Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

### **PROCEDURE:**

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

Program (3)	Output& Result (3)	Viva (4)	Total (10)

### **RESULT:**

The Serial in serial out, Serial in parallel out, Parallel in serial out and Parallel in parallel out shift registers are designed and implemented.

**AIM:**

To design and implement Synchronous counter.


**APPARATUS REQUIRED:**

S.NO.	NAME OF THE APPARATUS	RANGE	QUANTITY
1.	Digital IC trainer kit		1
2.	JK Flip Flop	IC 7476	2
3.	D Flip Flop	IC 7473	1
4.	NAND gate	IC 7400	1
5.	Connecting wires		As required

**THEORY:**

A counter is a register capable of counting number of clock pulse arriving at its clock input. Counter represents the number of clock pulses arrived. A specified sequence of states appears as counter output. This is the main difference between a register and a counter. There are two types of counter, synchronous and asynchronous. In synchronous common clock is given to all flip flop and in asynchronous first flip flop is clocked by external pulse and then each successive flip flop is clocked by Q or  $\bar{Q}$  output of previous stage. As soon the clock of second stage is triggered by output of first stage. Because of inherent propagation delay time all flip flops are not activated at same time which results in asynchronous operation.

## JOHNSON COUNTER




TRUTH TABLE:

Clock Pulse	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	1	1	1
4	1	1	1	1
5	1	1	1	0
6	1	1	0	0
7	1	0	0	0

## PIN DIAGRAM FOR IC 7476:

CLK1	1	16	K1
$\overline{\text{PRE1}}$	2	15	Q1
$\overline{\text{CLR1}}$	3	14	$\overline{Q1}$
J1	4	7	GND
VCC	5	4	K2
CLK2	6	11	Q2
$\overline{\text{PRE2}}$	7	6	$\overline{Q2}$
$\overline{\text{CLR2}}$	8	9	J2

## CIRCUIT DIAGRAM:




## TRUTH TABLE:

CLK	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	1	1	0	0
4	0	0	1	0
5	1	0	1	0
6	0	1	1	0
7	1	1	1	0
8	0	0	0	1
9	1	0	0	1
10	0	1	0	1
11	1	1	0	1
12	0	0	1	1
13	1	0	1	1
14	0	1	1	1
15	1	1	1	1

**TRUTH TABLE:**


<b>CLK</b>	<b>QD</b>	<b>QC</b>	<b>QB</b>	<b>QA</b>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0

### PIN DIAGRAM:



### SYNCHRONOUS COUNTER

### LOGIC DIAGRAM:



### TRUTH TABLE:


CLK	DATA	OUTPUT			
		QD	QC	QB	QA
1	1	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	1	0	1	0	0

## PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

## MOD - 10 RIPPLES OR SYNCHRONOUS COUNTER

### LOGIC DIAGRAM



### TRUTH TABLE:

clk	QA	QB	QC	QD
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	0	0	0	0

### 3 BIT SYNCHRONOUS UP/DOWN COUNTER

#### APPARATUS REQUIRED:

S.NO.	NAME OF THE APPARATUS	RANGE	QUANTITY
1.	Digital IC trainer kit		1
2.	JK Flip Flop	IC 7476	2
3.	D Flip Flop	IC 7473	1
4.	AND gate OR GATE XOR GATE NOT GATE	IC 7411 IC 7432 IC 7486 IC 7404	1 1 1 1
5.	Connecting wires		As required

QB QC

UD QA

1	0	0	0
X	X	X	X
X	X	X	X
0	0	1	0

QB QC

UD QA

X	X	X	X
1	0	0	0
0	0	1	0
X	X	X	X

QB QC

UD QA

1	X	X	1
1	X	X	1
1	X	X	1
1	X	X	1

JA =  $\overline{UD} \overline{QB} \overline{QC} + UD QB QC$

QB QC

UD QA

1	0	X	X
1	0	X	X
0	1	X	X
0	1	X	X

JB =  $UD \oplus QC$

KA =  $\overline{UD} \overline{QB} QC + UD \overline{QB} QC$

QB QC

UD QA

X	X	0	1
X	X	0	1
X	X	1	0
X	X	1	0

KB =  $(UD \oplus QC)$

QC


UD QA

X	1	1	X
X	1	1	X
X	1	1	X
X	1	1	X

JC = 1

KC = 1

## **LOGIC DIAGRAM**



## TRUTH TABLE

Input Up/Dow n	Present State			Next State			A $J_A$	B $K_B$	C $J_C$
	$Q_A$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$			
0	0	0	0	1	1	1	1	X	1 X
0	1	1	1	1	1	0	X	0	X 0
0	1	1	0	1	0	1	X	0	X 1
0	1	0	1	1	0	0	X	0	0 X
0	1	0	0	0	1	1	X	1	1 X
0	0	1	1	0	1	0	0	X	X 0
0	0	1	0	0	0	1	0	X	X 1
0	0	0	1	0	0	0	0	X	0 X
1	0	0	0	0	0	1	0	X	0 X
1	0	0	1	0	1	0	0	X	1 X
1	0	1	0	0	1	1	0	X	X 0
1	0	1	1	1	0	0	1	X	1 X
1	1	0	0	1	0	1	X	0	0 X
1	1	0	1	1	1	0	X	0	1 X
1	1	1	0	1	1	1	X	0	X 0
1	1	1	1	0	0	0	X	1	X 1

Program (3)	Output& Result (3)	Viva (4)	Total (10)

## RESULT:

Thus the Synchronous, decade counter and up/down counter are designed and implemented.

A computer architecture simulator is a program that simulates the execution of computer architecture.

Computer architecture simulators are used for the following purposes:

- Lowering cost by evaluating hardware designs without building physical hardware systems.
- Enabling access to unobtainable hardware.
- Increasing the precision and volume of computer performance data.
- Introducing abilities that are not normally possible on real hardware such as running code backwards when an error is detected or running in faster-than-real time.

Computer architecture simulators can be classified into many different categories depending on the context.

- Scope:  
Microarchitecture simulators model the microprocessor and its components. Full-system simulators also model the processor, memory systems, and I/O devices.
- Detail: Functional simulators, such as instruction set simulators, achieve the same function as modeled components. They can be simulated faster if timing is not considered. Timing simulators are functional simulators that also reproduce timing. Timing simulators can be further categorized into digital cycle-accurate and analog sub-cycle simulators.
- Workload: Trace-driven simulators (also called event-driven simulators) react to pre-recorded streams of instructions with some fixed input. Execution-driven simulators allow dynamic change of instructions to be executed depending on different input data.

### **Full-system simulators**

A full-system simulator is execution-driven architecture simulation at such a level of detail that complete software stacks from real systems can run on the simulator without any modification. A full system simulator provides virtual hardware that is independent of the nature of the host computer. The full-system model typically includes processor cores, peripheral devices, memories, interconnection buses, and network connections. Emulators are full system simulators that imitate obsolete hardware instead of under development hardware.

The defining property of full-system simulation compared to an instruction set simulator is that the model allows real device drivers and operating systems to be run, not just single programs. Thus, full-system simulation makes it possible to simulate individual computers and networked computer nodes with all their software, from network device drivers to operating systems, network stacks, middleware, servers, and application programs.

Full system simulation can speed the system development process by making it easier to detect, recreate and repair flaws. The use of multi-core processors is driving the need for full system simulation, because it can be extremely difficult and time-consuming to recreate and debug errors without the controlled environment provided by virtual hardware.[1] This also allows the software development to take place before the hardware is ready,[2] thus helping to validate design decisions.

### Cycle-accurate simulator

A cycle-accurate simulator is a computer program that simulates a microarchitecture on a cycle-by-cycle basis. In contrast an instruction set simulator simulates an instruction set architecture usually faster but not cycle-accurate to a specific implementation of this architecture; they are often used when emulating older hardware, where time precision is important for legacy reasons. Often, a cycle-accurate simulator is used when designing new microprocessors – they can be tested, and benchmarked accurately (including running full operating system, or compilers) without actually building a physical chip, and easily change design many times to meet expected plan.

Cycle-accurate simulators must ensure that all operations are executed in the proper virtual (or real if it is possible) time – branch prediction, cache misses, fetches, pipeline stalls, thread context switching, and many other subtle aspects of microprocessors.

Program (3)	Output& Result (3)	Viva (4)	Total (10)

### RESULT:

Thus the simulation of computer architecture was studied.