

Shri Vile Parle Kelavani Mandal's

DWARKADAS J. SANGHVI COLLEGE OF ENGINEERING

(Autonomous College Affiliated to the University of Mumbai) NAAC Accredited with "A" Grade (CGPA: 3.18)



Academic Year: 2022-2023

NAME: Prerna Sunil Jadhav

SAP ID: 60004220127

BRANCH: Computer Engineering

DIGITAL ELECTRONICS Experiment No.: 07

📥 AIM:

Study of Flip Flops using ICs

APPARATUS REQUIRED:

- Breadboard
- Connecting Wires
- Resistors
- LEDs
- Power Supply (DC)
- IC 7473 for T FLIP FLOP
- IC 7474 for D FLIP FLOP
- IC 7476 for JK FLIP FLOP
- IC 7400 for RS FLIP FLOP

THEORY:

A flip flop is an electronic circuit with two stable states that can be used to store binary data. The stored data can be changed by applying varying input.

o RS Flip Flop:

The basic NAND gate RS flip flop circuit is used to store the data and thus provides feedback from both of its outputs again back to its inputs. The RS flip flop actually has three inputs, SET, RESET and its current output Q relating to its current state.

o D Flip Flop:

A D flip flop has a single data input. This type of flip flop is obtained from the SR flip flop by connecting the R input through an inverter, and the S input is connected directly to data input. The modified clocked SR flip-flop is known as D-flip-flop.



Shri Vile Parle Kelavani Mandal's

DWARKADAS J. SANGHVI COLLEGE OF ENGINEERING

(Autonomous College Affiliated to the University of Mumbai) NAAC Accredited with "A" Grade (CGPA: 3.18)



Academic Year: 2022-2023

○ J-K Flip Flop:

In a RS flip-flop the input R=S=1 leads to an indeterminate output. The RS flip-flop circuit may be re-joined if both inputs are 1 than also the outputs are complemented of each other. This would lead to creation of a J-K flip flop.

o T Flip Flop:

T flip-flop is known as toggle flip-flop. The T flip-flop is modification of the J-K flip-flop. Both the JK inputs of the JK flip – flop are held at logic 1 and the clock signal continuous to change.

Procedure:

- 1. Assemble the circuits one after the other on the breadboard as per the circuit diagrams. The breadboard should also be grounded and connected to a power supply.
- 2. The ICs are to be connected properly to a power supply and ground following the schematics for the ICs.
- 3. Input combinations should be provided using the connecting wires by connecting to ground for a LOW value and power for HIGH value to be given to the IC input.
- 4. Turn on power of the experimental circuit.
- 5. For each input combination, the logic state of the normal and complementary outputs as indicated by the LEDs(ON=1;OFF=0), the results have to be recorded in a table.
- 6. Compare results with the characteristic tables.
- 7. When the experiment is successfully undertaken, the experimental circuits are to be shut down.

NAME: PRERNA SUNIL JADHAV


SAPID: 60004220127

BRANCH: COMPUTER ENGINEERING

DIGITAL ELECTRONICS - EXPERIMENT 07

AIM: Study of tip flop using ICs

* Cincuit Diagram of SR tip flop:





* Truth table:

16000	4220127
-	,

Commercial	Clock	SR	Qn+1	State
-	0	X X	Qn	Xxxxizubna
None of the last	R I Va	0 0	an an	
	" deal	0	0	No change Reset
	1	1 0	1	set and
Annual School of the last	1	1 1	×	Invalid State
ğ				The state of the s

So, when clk is high and if 'R' is on then state will neset Ep if set is high then state will be set but if both set & reset are high then jt will cause an invalid state.





	Pin Diagram
*	Touch table for D flip flop
	Espacional II 9AC
	ICIT EI
	1D [2 13] 2 Ur
	1 CK [3 12] 2D
	1 Pre C 4 11 D 2 UK
	10 5 5 00 10 D 2 PTC
1000	10 4 9 7 20
	GND C7 8 D REC
120	10 0 0 0 1 1 0 0 0 1
	Carlo
*	Truth table for b flip flop
	CIK D Qn+1
	0 × 00004220127
	Timing Graph 0 0 1
	OK CALL TO THE STATE OF THE STA
	Ca A L AD
	(naclusian)
	Verification & muth table & diagram of
	Verification & pruth table & diagram of RS, J-K, T& D thip flops using nand
	& the ice and analyzation of the
	circuit & RS, J-K, T, P Jup flops with the
	help & LEPs display is undertaken &
	herp of o cers as may be
	the results are noted.
1 /2	