Name: Prerna Sunil Jadhav
SAP ID: 60004220127
BRANCH: Computer Engineering
DIGITAL ELECTRONICS
Experiment No.: 01

AIM:
Verification of the truth tables of TTL gate

APPARATUS REQUIRED:
Digital lab kit, single strand wires, breadboard, TTL IC's AND (IC-7408), OR (IC-7432), NAND (IC-7400), NOR (IC-7402), NOT (IC-7404) and NOR (IC-7486).

THEORY:
Logic gates are idealized or physical devices implementing a Boolean
function, which it performs a logical
operation on one or more logical inputs and produce a single output. Depending on the context, the term may refer
to an ideal logic gate, one that has for instance zero rise time and
unlimited fan out or it may refer to a non-ideal
physical device.
The main hierarchy is as follows: -
1. Basic Gates
2. Universal Gates
3. Advanced Gates

BASIC GATES
   o AND GATE:
The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the inputs is low.
   o OR GATE:
The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

o **NOT GATE:**

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

🞢 **UNIVERSAL GATES**

o **NAND GATE:**

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low. The output is low level when both inputs are high.

o **NOR GATE:**

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

🞢 **ADVANCED GATES**

o **X-OR GATE:**

The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

o **X-NOR GATE:**

The output level of the XNOR gate is high only when both of its inputs are the same, either 0 or 1. The symbol of the XNOR gate is the same as XOR, only complement sign is added. Sometimes, the XNOR gate is also called the Equivalence gate.

🞢 **PROCEDURE:**

I. Place the breadboard gently on the observation table. II. Fix the IC which is under observation between the half shadow line of breadboard, so there is no shortage of voltage.

III. Connect the wire to the main voltage source (Vcc) whose other end is connected to last pin of the IC (14 place from the notch). IV. Connect the ground of IC (7th place from the notch) to the ground terminal provided on the digital lab kit. V. Give the input at any one of the gate of the ICs i.e. 1st , 2nd , 3rd , 4th gate by using connecting wires. (In accordance to IC provided). VI. Connect output pins to the led on digital lab kit. VII. Switch on the power supply. VIII. If LED glows red then output is true, if it glows green output is false, which is numerically denoted as 1 and 0 respectively. The Color can change based on the IC manufacturer it's just verification of the Truth Table not the color change

NAME: PRERNA SUNIL JADHAV
SAP ID: 60004220127
BRANCH: COMPUTER ENGINEERING

DIGITAL ELECTRONICS - EXPERIMENT 01

AIM:- To study and verify the truth tables of logic gates using ICs and to realize basic and universal gates.

01> IC 7408 : AND Gate

Truth table

| A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

Symbol

A
B
Y

60004220127

02) IC 7400 : NAND Gate

Truth table

A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Symbol

A
B
Y

03) IC 7432 : OR Gate

Truth Gate Table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

Symbol

A
B
Y

6000422220127

04) IC 7402 : NOR Gate

Truth table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

Symbol

A
B
Y

05) IC 7404 : NOT Gate

Truth table

A	Y
0	1
1	0

Symbol

A
Y

06) IC 7486 : Ex-OR Gate

Truth table

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	0

Symbol

A
B ———————— Y

07) IC 747266 : Ex-NOR Gate

Truth table

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

Symbol

A
B ———————— Y

60004220127

08) NOT Using NAND

A ———— $Y = \bar{A}$

09) AND using NAND

A
B ———— $\overline{AB}$ ———— AB

10> OR using NAND

A → [NAND] → $\overline{A}$

B → [NAND] → $\overline{B}$

→ [NAND] → $\overline{\overline{A} \cdot \overline{B}}$ → Y = A + B

11> NOR using NAND

A → [NAND] → $\overline{A}$

B → [NAND] → $\overline{B}$

→ [NAND] → A + B → [NAND] → Y = $\overline{A + B}$

6000422O127

12> NOT Gate using NOR

A → [NOR] → $\overline{A}$

13> AND Gate using NOR

A → [NOR] → $\overline{A}$

B → [NOR] → $\overline{B}$

→ [NOR] → $\overline{\overline{A} + \overline{B}}$ → A · B

14) OR Gate using NOR

A •
B •
$\overline{A+B}$
$Y = A+B$

15) NAND Gate using NOR

A •
B •
A.B

6 0 0 0 4 2 2 0 1 2 7

RESULT:

Thus the logic gates are studied and their tha truth tables were verified.