

### Comments

Two types of comments are accepted by most SPARC assemblers: C-style “/\* . . . \*/” comments (which may span multiple lines), and “! . . .” comments, which extend from the “!” to the end of the line.

## A.2. Syntax Design

The suggested SPARC assembly language syntax is designed so that:

- The destination operand (if any) is consistently specified as the last (right-most) operand in an assembly language statement.
- A reference to the **contents** of a memory location (in a Load, Store, or SWAP instruction) is always indicated by square brackets ([ ]). A reference to the **address** of a memory location (such as in a JMPL, CALL, or SETHI) is specified directly, without square brackets.

### A.3. Synthetic Instructions

The table shown below describes the mapping of a set of synthetic (or “pseudo”) instructions to actual SPARC instructions. These synthetic instructions may be provided in a SPARC assembler for the convenience of assembly language programmers.

Note that synthetic instructions should not be confused with “pseudo-ops”, which typically provide information to the assembler but do not generate instructions. Synthetic instructions always generate instructions; they provide more mnemonic syntax for standard SPARC instructions.

Table A-1 Mapping of Synthetic Instructions to SPARC Instructions

<i>Synthetic Instruction</i>	<i>SPARC Instruction(s)</i>	<i>Comment</i>
cmp $reg_{rs1}, reg\_or\_imm$	subcc $reg_{rs1}, reg\_or\_imm, \%g0$	<i>compare</i>
jmp $address$	jmp1 $address, \%g0$	
call $address$	jmp1 $address, \%o7$	
tst $reg_{rs2}$	orcc $\%g0, reg_{rs2}, \%g0$	<i>test</i>
ret	jmp1 $\%i7+8, \%g0$	<i>return from subroutine</i>
retl	jmp1 $\%o7+8, \%g0$	<i>return from leaf subroutine</i>
restore	restore $\%g0, \%g0, \%g0$	<i>trivial restore</i>
save	save $\%g0, \%g0, \%g0$	<i>trivial save</i> (Warning: trivial save should only be used in kernel code!)
set $value, reg_{rd}$	sethi $\%hi(value), reg_{rd}$ or $\%g0, value, reg_{rd}$ or sethi $\%hi(value), reg_{rd};$ or $reg_{rd}, \%lo(value), reg_{rd}$	(when $((value \& 0x1fff) == 0)$ ) (when $-4096 \leq value \leq 4095$ ) (otherwise)  Warning: do not use set in the delay slot of a DCTI.
not $reg_{rs1}, reg_{rd}$	xnor $reg_{rs1}, \%g0, reg_{rd}$	<i>one's complement</i>
not $reg_{rd}$	xnor $reg_{rd}, \%g0, reg_{rd}$	<i>one's complement</i>
neg $reg_{rs2}, reg_{rd}$	sub $\%g0, reg_{rs2}, reg_{rd}$	<i>two's complement</i>
neg $reg_{rd}$	sub $\%g0, reg_{rd}, reg_{rd}$	<i>two's complement</i>

Table A-1 Mapping of Synthetic Instructions to SPARC Instructions— Continued

<i>Synthetic Instruction</i>	<i>SPARC Instruction(s)</i>	<i>Comment</i>
inc $reg_{rd}$	add $reg_{rd}, 1, reg_{rd}$	increment by 1
inc $const13, reg_{rd}$	add $reg_{rd}, const13, reg_{rd}$	increment by const13
inccc $reg_{rd}$	addcc $reg_{rd}, 1, reg_{rd}$	increment by 1 and set icc
inccc $const13, reg_{rd}$	addcc $reg_{rd}, const13, reg_{rd}$	increment by const13 and set icc
dec $reg_{rd}$	sub $reg_{rd}, 1, reg_{rd}$	decrement by 1
dec $const13, reg_{rd}$	sub $reg_{rd}, const13, reg_{rd}$	decrement by const13
deccc $reg_{rd}$	subcc $reg_{rd}, 1, reg_{rd}$	decrement by 1 and set icc
deccc $const13, reg_{rd}$	subcc $reg_{rd}, const13, reg_{rd}$	decrement by const13 and set icc
btst $reg\_or\_imm, reg_{rs1}$	andcc $reg_{rs1}, reg\_or\_imm, \%g0$	bit test
bset $reg\_or\_imm, reg_{rd}$	or $reg_{rd}, reg\_or\_imm, reg_{rd}$	bit set
bclr $reg\_or\_imm, reg_{rd}$	andn $reg_{rd}, reg\_or\_imm, reg_{rd}$	bit clear
btog $reg\_or\_imm, reg_{rd}$	xor $reg_{rd}, reg\_or\_imm, reg_{rd}$	bit toggle
clr $reg_{rd}$	or $\%g0, \%g0, reg_{rd}$	clear(zero) register
clrb [address]	stb $\%g0, [address]$	clear byte
clrh [address]	sth $\%g0, [address]$	clear halfword
clr [address]	st $\%g0, [address]$	clear word
mov $reg\_or\_imm, reg_{rd}$	or $\%g0, reg\_or\_imm, reg_{rd}$	
mov $\%y, reg_{rd}$	rd $\%y, reg_{rd}$	
mov $\%asr\mathbf{n}, reg_{rd}$	rd $\%asr\mathbf{n}, reg_{rd}$	
mov $\%psr, reg_{rd}$	rd $\%psr, reg_{rd}$	
mov $\%wim, reg_{rd}$	rd $\%wim, reg_{rd}$	
mov $\%tbr, reg_{rd}$	rd $\%tbr, reg_{rd}$	
mov $reg\_or\_imm, \%y$	wr $\%g0, reg\_or\_imm, \%y$	
mov $reg\_or\_imm, \%asr\mathbf{n}$	wr $\%g0, reg\_or\_imm, \%asr\mathbf{n}$	
mov $reg\_or\_imm, \%psr$	wr $\%g0, reg\_or\_imm, \%psr$	
mov $reg\_or\_imm, \%wim$	wr $\%g0, reg\_or\_imm, \%wim$	
mov $reg\_or\_imm, \%tbr$	wr $\%g0, reg\_or\_imm, \%tbr$	