## Comments

Two types of comments are accepted by most SPARC assemblers: C-style "/\*...\*/" comments (which may span multiple lines), and "!..." comments, which extend from the "!" to the end of the line.

## A.2. Syntax Design

The suggested SPARC assembly language syntax is designed so that:

- The destination operand (if any) is consistently specified as the last (right-most) operand in an assembly language statement.
- A reference to the contents of a memory location (in a Load, Store, or SWAP instruction) is always indicated by square brackets ([]). A reference to the address of a memory location (such as in a JMPL, CALL, or SETHI) is specified directly, without square brackets.

## A.3. Synthetic Instructions

The table shown below describes the mapping of a set of synthetic (or "pseudo") instructions to actual SPARC instructions. These synthetic instructions may be provided in a SPARC assembler for the convenience of assembly language programmers.

Note that synthetic instructions should not be confused with "pseudo-ops", which typically provide information to the assembler but do not generate instructions. Synthetic instructions always generate instructions; they provide more mnemonic syntax for standard SPARC instructions.

Table A-1 Mapping of Synthetic Instructions to SPARC Instructions

Synthetic Instruction		SPARC Instruction(s)		Comment
cmp	reg <sub>rs1</sub> , reg_or_imm	subcc	reg <sub>rs1</sub> ,reg_or_imm,%g0	compare
jmp	address	jmpl	address, %g0	
call	address	jmpl	address, %07	
tst	$reg_{rs2}$	orcc	%g0, <i>reg<sub>rs2</sub></i> ,%g0	test
ret retl		jmpl jmpl	%i7+8,%g0 %o7+8,%g0	return from subroutine return from leaf subroutine
restor	e	restore	%g0,%g0,%g0	trivial restore
save		save	%g0,%g0,%g0	trivial save (Warning: trivial save should only be used in kernel code!)
set	value , reg <sub>rd</sub>	sethi	%hi(value), reg	(when ((value & 0x1fff) == 0))
		or	%g0 , value , reg	(when $-4096 \le value \le 4095$ )
		sethi	%hi(value), reg <sub>rd</sub> ; reg <sub>rd</sub> ,%lo(value), reg <sub>rd</sub>	(otherwise)
			erd Grd	Warning: do not use set in the delay slot of a DCTI.
not	reg , reg <sub>rd</sub>	xnor	reg <sub>rs1</sub> , %g0, reg <sub>rd</sub>	one's complement
not	reg <sub>rd</sub>	xnor	reg <sub>rd</sub> , %g0 , reg <sub>rd</sub>	one's complement
neg neg	reg <sub>rs2</sub> , reg <sub>rd</sub> reg <sub>rd</sub>	sub sub	%g0 , reg <sub>rs2</sub> , reg <sub>rd</sub> %g0 , reg <sub>rd</sub> , reg <sub>rd</sub>	two's complement two's complement

Table A-1 Mapping of Synthetic Instructions to SPARC Instructions— Continued

Synthetic Instruction		SPARC Instruction(s)		Comment
inc	reg	add	reg <sub>rd</sub> , 1, reg <sub>rd</sub>	increment by 1
inc	const13, reg	add	$reg_{rd}^{ra}$ , const13, $reg_{rd}^{ra}$	increment by const13
inccc	reg <sub>rd</sub>	addcc	$reg_{rd}^{\prime\prime}$ , 1, $reg_{rd}^{\prime\prime}$	increment by 1 and set icc
inccc	const13 , reg <sub>rd</sub>	addcc	$reg_{rd}^{}$ , const13, $reg_{rd}^{}$	increment by const13 and set icc
dec	reg <sub>rd</sub>	sub	$reg_{rd}^{}$ , 1, $reg_{rd}^{}$	decrement by 1
dec	const13, reg	sub	$reg_{rd}$ , const13, $reg_{rd}$	decrement by const13
deccc	reg	subcc	$reg_{rd}^{}$ , 1, $reg_{rd}^{}$	decrement by 1 and set icc
deccc	const13 , reg <sub>rd</sub>	subcc	$reg_{rd}^{}$ , const13, $reg_{rd}^{}$	decrement by const13 and set icc
btst	reg_or_imm,reg <sub>rel</sub>	andcc	reg <sub>rs1</sub> ,reg_or_imm,%g0	bit test
bset	reg_or_imm,reg	or	reg <sub>rd</sub> , reg_or_imm, reg <sub>rd</sub>	bit set
bclr	reg_or_imm,reg <sub>rd</sub>	andn	reg <sub>rd</sub> , reg_or_imm, reg <sub>rd</sub>	bit clear
btog	reg_or_imm,reg <sub>rd</sub>	xor	reg <sub>rd</sub> , reg_or_imm, reg <sub>rd</sub>	bit toggle
clr	reg <sub>rd</sub>	or	%g0,%g0, <i>reg<sub>rd</sub></i>	clear(zero) register
clrb	[address]	stb	%g0, [address]	clear byte
clrh	[address]	sth	%g0, [address]	clear halfword
clr	[address]	st	%g0, [address]	clear word
mov	reg_or_imm,reg <sub>rd</sub>	or	%g0,reg_or_imm,reg <sub>rd</sub>	
mov	%y,reg <sub>rd</sub>	rd	%y,reg <sub>rd</sub>	
mov	%asr <b>n</b> ,reg <sub>rd</sub>	rd	%asr <b>n</b> ,reg <sub>rd</sub>	
mov	%psr, <i>reg<sub>rd</sub></i>	rd	%psr, <i>reg<sub>rd</sub></i>	
mov	%wim, <i>reg<sub>rd</sub></i>	rd	%wim, reg <sub>rd</sub>	
mov	%tbr, reg <sub>rd</sub>	rd	%tbr, reg <sub>rd</sub>	
mov	reg_or_imm,%y	wr	%g0,reg_or_imm,%y	
mov	reg_or_imm,%asr <b>n</b>	wr	%g0, <i>reg_or_imm</i> ,%asr <b>n</b>	
mov	reg_or_imm,%psr	wr	%g0, <i>reg_or_imm</i> ,%psr	
mov	reg_or_imm,%wim	wr	%g0, reg_or_imm, %wim	
mov	reg_or_imm,%tbr	wr	%g0, <i>reg_or_imm</i> ,%tbr	