#### INTEGRATED CIRCUITS

# DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

# **74HC/HCT238**3-to-8 line decoder/demultiplexer

Product specification
File under Integrated Circuits, IC06

December 1990





# 3-to-8 line decoder/demultiplexer

#### **74HC/HCT238**

#### **FEATURES**

- · Demultiplexing capability
- Multiple input enable for easy expansion
- · Ideal for memory chip select decoding
- · Active HIGH mutually exclusive outputs
- · Output capability: standard
- I<sub>CC</sub> category: MSI

#### **GENERAL DESCRIPTION**

The 74HC/HCT238 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT238 decoders accept three binary weighted address inputs  $(A_0, A_1, A_2)$  and when enabled,

provide 8 mutually exclusive active HIGH outputs  $(Y_0 \text{ to } Y_7)$ .

The "238" features three enable inputs: two active LOW  $(\overline{E}_1 \text{ and } \overline{E}_2)$  and one active HIGH  $(E_3)$ . Every output will be LOW unless  $\overline{E}_1$  and  $\overline{E}_2$  are LOW and  $E_3$  is HIGH.

This multiple enable function allows easy parallel expansion of the "238" to a 1-of-32 (5 lines to 32 lines) decoder with just four "238" ICs and one inverter.

The "238" can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The "238" is identical to the "138" but has non-inverting outputs.

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25 \, ^{\circ}C$ ;  $t_r = t_f = 6 \, \text{ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TY	UNIT	
	PARAMETER	CONDITIONS	НС	нст	ONII
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$			
	$A_n$ to $Y_n$		14	18	ns
	E <sub>3</sub> to Y <sub>n</sub>		16	20	ns
	$\overline{E}_n$ to $Y_n$		17	21	ns
Cı	input capacitance		3.5	3.5	pF
C <sub>PD</sub>	power dissipation capacitance per package	notes 1 and 2	72	76	pF

#### Notes

1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

f<sub>i</sub> = input frequency in MHz

f<sub>o</sub> = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$ 

C<sub>L</sub> = output load capacitance in pF

V<sub>CC</sub> = supply voltage in V

2. For HC the condition is  $V_1 = GND$  to  $V_{CC}$ For HCT the condition is  $V_1 = GND$  to  $V_{CC} - 1.5$  V

#### **ORDERING INFORMATION**


See "74HC/HCT/HCU/HCMOS Logic Package Information".


# 3-to-8 line decoder/demultiplexer


## 74HC/HCT238

#### **PIN DESCRIPTION**

PIN NO.	SYMBOL	NAME AND FUNCTION					
1, 2, 3	A <sub>0</sub> to A <sub>2</sub>	address inputs					
$  4, 5 $ $  \overline{E}_1, \overline{E}_2 $		enable inputs (active LOW)					
6 E <sub>3</sub>		enable input (active HIGH)					
8	GND	ground (0 V)					
15, 14, 13, 12, 11, 10, 9, 7	Y <sub>0</sub> to Y <sub>7</sub>	outputs (active HIGH)					
16	V <sub>CC</sub>	positive supply voltage					









# 3-to-8 line decoder/demultiplexer

## 74HC/HCT238





#### **FUNCTION TABLE**

INPUTS						OUTPUTS								
E <sub>1</sub>	E <sub>2</sub>	E <sub>3</sub>	A <sub>0</sub>	<b>A</b> <sub>1</sub>	A <sub>2</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>	
Н	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L	
X	Н	X	X	X	X	L	L	L	L	L	L	L	L	
X	X	L	X	X	X	L	L	L	L	L	L	L	L	
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L	
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L	
L	L	Н	L	H	L	L	L	Н	L	L	L	L	L	
L	L	H	Н	Н	L	L	L	L	Н	L	L	L	L	
L	L	Н	L	L	Н	L	L	L	L	Н	L	L	L	
L	L	Н	Н	L	Н	L	L	L	L	L	Н	L	L	
L	L	Н	L	Н	Н	L	L	L	L	L	L	Н	L	
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	н	

#### Note

1. H = HIGH voltage level

L = LOW voltage level

X = don't care

# 3-to-8 line decoder/demultiplexer

74HC/HCT238

#### DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### **AC CHARACTERISTICS FOR 74HC**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER				UNIT	TEST CONDITIONS					
							WAVEFORMS				
		+25				-40 to +85		-40 to +125		V <sub>CC</sub>	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(•)	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay A <sub>n</sub> to Y <sub>n</sub>		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay E <sub>3</sub> to Y <sub>n</sub>		52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig.6
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay $\overline{E}_n$ to $Y_n$		50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7

# 3-to-8 line decoder/demultiplexer

74HC/HCT238

#### DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard

I<sub>CC</sub> category: MSI

#### Note to HCT types

The value of additional quiescent supply current ( $\Delta I_{CC}$ ) for a unit load of 1 is given in the family specifications. To determine  $\Delta I_{CC}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT							
A <sub>n</sub>	0.70							
E <sub>n</sub>	0.40							
E <sub>3</sub>	1.45							

#### **AC CHARACTERISTICS FOR 74HCT**

 $GND = 0 V; t_r = t_f = 6 ns; C_L = 50 pF$ 

SYMBOL	PARAMETER			-		TEST CONDITIONS					
						V <sub>CC</sub>	WAVEFORMS				
		+25			-40 to +85		-40 to +125		UNIT	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.	İ	(-,	
t <sub>PHL</sub>	propagation delay  A <sub>n</sub> to Y <sub>n</sub>		21	35		44		53	ns	4.5	Fig.6
t <sub>PLH</sub>	propagation delay  A <sub>n</sub> to Y <sub>n</sub>		17	35		44		53	ns	4.5	Fig.6
t <sub>PHL</sub>	propagation delay E <sub>3</sub> to Y <sub>n</sub>		22	37		46		56	ns	4.5	Fig.6
t <sub>PLH</sub>	propagation delay E <sub>3</sub> to Y <sub>n</sub>		18	37		46		56	ns	4.5	Fig.6
t <sub>PHL</sub>	propagation delay E <sub>n</sub> to Y <sub>n</sub>		21	35		44		53	ns	4.5	Fig.7
t <sub>PLH</sub>	$\frac{\text{propagation delay}}{\overline{E}_n \text{ to } Y_n}$		18	35		44		53	ns	4.5	Fig.7
t <sub>THL</sub> / t <sub>TLH</sub>	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7

# 3-to-8 line decoder/demultiplexer

#### 74HC/HCT238

#### **AC WAVEFORMS**




Fig.6 Waveforms showing the address input  $(A_n)$  and enable input  $(E_3)$  to output  $(Y_n)$  propagation delays and the output transition times.




Fig.7 Waveforms showing the enable input  $(\overline{E}_n)$  to output  $(Y_n)$  propagation delays and the output transition times.

#### **PACKAGE OUTLINES**

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.