

 **digilent-xdc** Public

Watch 31

Fork 583

Star 686

master

5 Branches

0 Tags

Go to file

T

Add file

<> Code

	ArtVVB	Arty Z7 and Cora Z7: Use default "Make external" port names for analo...	00a3404 · 2 years ago	63 Commits
	Arty-A7-100-Master.xdc	Arty A7-100: Specify compatibility with Rev E	4 years ago	
	Arty-A7-35-Master.xdc	Update Arty-A7-35-Master.xdc	3 years ago	
	Arty-Master.xdc	Arty: Correct JA/JB Port Names	8 years ago	
	Arty-S7-25-Master.xdc	Arty S7: Remove duplicate S7-50 XDC	6 years ago	
	Arty-S7-50-Master.xdc	Arty S7: Remove duplicate S7-50 XDC	6 years ago	
	Arty-Z7-10-Master.xdc	Arty Z7 and Cora Z7: Use default "Make external" port na...	2 years ago	
	Arty-Z7-20-Master.xdc	Arty Z7 and Cora Z7: Use default "Make external" port na...	2 years ago	
	Basys-3-Master.xdc	Add SPI configuration mode settings	4 years ago	
	Cmod-A7-Master.xdc	Cleaned up ChipKit Header and Cmod GPIO Port Names	8 years ago	
	Cmod-S7-25-Master.xdc	Cmod S7-25: Fix Issue #5	8 years ago	
	Cora-Z7-07S-Master.xdc	Arty Z7 and Cora Z7: Use default "Make external" port na...	2 years ago	
	Cora-Z7-10-Master.xdc	Arty Z7 and Cora Z7: Use default "Make external" port na...	2 years ago	
	Eclipse-Z7-Master.xdc	Fix Pmod IO pin names in Eclipse-Z7-Master.xdc	3 years ago	
	Genesys-2-Master.xdc	Fix Genesys 2 Pmod JA and JB Constraints	5 years ago	
	Genesys-ZU-3EG-D-Master.xdc	genesys-zu: Fixed wrong sysclk frequency in comment	4 years ago	
	Genesys-ZU-3EG-Master.xdc	genesys-zu: Fixed wrong sysclk frequency in comment	4 years ago	
	Genesys-ZU-5EV-D-Master.xdc	genesys-zu: Fixed wrong sysclk frequency in comment	4 years ago	
	License.txt	Add License File	7 years ago	
	Nexys-4-DDR-Master.xdc	Added remaining supported boards	9 years ago	
	Nexys-4-Master.xdc	Added remaining supported boards	9 years ago	
	Nexys-A7-100T-Master.xdc	Add rebrand language referring to the Nexys 4 DDR	2 years ago	
	Nexys-A7-50T-Master.xdc	Break CPU reset button out of buttons block to avoid conf...	4 years ago	
	Nexys-Video-Master.xdc	Added CONFIG_VOLTAGE and CFGBVS configuration opti...	8 years ago	
	README.md	README: Add link to Reference	5 years ago	
	Sword-Master.xdc	Cleaned up ChipKit Header and Cmod GPIO Port Names	8 years ago	
	USB104-A7-100T-Master.xdc	USB104-A7-100T: Initial Commit	6 years ago	
	Zedboard-Master.xdc	Update Zedboard-Master.xdc	3 years ago	
	Zybo-Master.xdc	Added remaining supported boards	9 years ago	
	Zybo-Z7-Master.xdc	Added remaining supported boards	9 years ago	

 README

 MIT license



digilent-xdc

A collection of Master XDC files for Digilent FPGA and Zynq boards.

Documentation for these boards, including schematics and reference manuals, can be found through the [Programmable Logic](#) landing page on the Digilent Reference site.

About

A collection of Master XDC files for Digilent FPGA and Zynq boards.

-  Readme
-  MIT license
-  Activity
-  Custom properties

686 stars

31 watching

583 forks

Report repository


Releases

No releases published

Packages

No packages published

Contributors 10



Languages

