BJT Biasing-2

Text Book
Electronic Devices and Circuit Theory
by R Boylestad and L Nashelsky


Basic relations

$$V_{BE} = 0.7 \text{ V}$$


$$I_E = (\beta + 1)I_B \cong I_C$$

$$I_C = \beta I_B$$

Biasing circuit



Analysis



Applying KVL around the input loop:


$$+V_{RB} + V_{BE} - 9 = 0$$
 $I_B R_B + 0.7 - 9 = 0$

$$I_B = \frac{8.3}{100} mA = 83 \mu A$$

Now,

$$I_C = \beta I_B = 45 \times 83 = 3.735 \ mA$$

Analysis (continue..)



Applying KVL around the output loop:

$$V_{RC} + V_{CE} - 9 = 0$$

 $V_{CE} = 9 - I_{C}R_{C} = 4.52 \text{ V}$

Now,

$$V_{C} = -V_{RC} = -I_{C}R_{C} = -4.48V$$

or $V_{C} = -V_{CE} + V_{EE}$


And,
$$V_{B} = -V_{RB} = -I_{B}R_{B} = -8.3V$$
 or
$$V_{B} = V_{BE} - V_{EE}$$

PNP Transistor


Applying KVL around the input loop:


$$V_{EE} - V_{EB} - I_{B}R_{B} = 0$$

$$I_{B} = \frac{V_{EE} - V_{EB}}{R_{B}} = \frac{10 - 0.7}{100k} = 93\mu A$$




Voltage divider bias






TRANSISTOR SWITCHING NETWORKS




**hFE refers to the forward current gain in a bipolar junction transistor (BJT) in the commonemitter configuration


Cutoff region of operation



Saturation region of operation



Confirming operating region



$$I_B = \frac{V_t - 0.7 \text{ V}}{R_B} = \frac{5 \text{ V} - 0.7 \text{ V}}{68 \text{ k}\Omega} = 63 \text{ } \mu\text{A}$$

$$I_{C_{\rm sat}} = \frac{V_{CC}}{R_C} = \frac{5 \text{ V}}{0.82 \text{ k}\Omega} \cong 6.1 \text{ mA}$$

$$I_B = 63 \text{ } \mu\text{A} > \frac{I_{C_{\rm sat}}}{\beta_{\rm dc}} = \frac{6.1 \text{ mA}}{125} = 48.8 \text{ } \mu\text{A}$$

$$I_{C_{sat}} = \frac{V_{CC}}{R_C}$$

$$I_{B_{\text{max}}} \cong \frac{I_{C_{\text{tail}}}}{\beta_{\text{dc}}}$$

$$I_B > \frac{I_C}{\beta_{dc}}$$




Figure 4.53 Saturation conditions and the resulting terminal resistance.




Figure 4.54 Cutoff conditions and the resulting terminal resistance.

Example-4

Determine R_B and R_C for the transistor inverter of Fig. 4.55 if $I_{C_{sat}} = 10$ mA.




Figure 4.55 Inverter for Example 4.24.

Calculation: To fulfill the inverter design, BJT should operate in saturation mode

$$I_{C_{\text{xat}}} = \frac{V_{CC}}{R_C}$$

and

 $10 \text{ mA} = \frac{10 \text{ V}}{R_C}$

so that

$$R_C = \frac{10 \text{ V}}{10 \text{ mA}} = 1 \text{ k}\Omega$$

At saturation:

$$I_B \simeq \frac{I_{C_{\text{sat}}}}{\beta_{\text{dc}}} = \frac{10 \text{ mA}}{250} = 40 \mu \text{A}$$

Choosing $I_B = 60 \mu A$ to ensure saturation and using

$$I_B = \frac{V_I - 0.7 \text{ V}}{R_B}$$

Calculation (continue..)

$$R_B = \frac{V_i - 0.7 \text{ V}}{I_B} = \frac{10 \text{ V} - 0.7 \text{ V}}{60 \mu \text{A}} = 155 \text{ k}\Omega$$

Choose $R_B = 150 \text{ k}\Omega$, which is a standard value. Then

$$I_B = \frac{V_t - 0.7 \text{ V}}{R_B} = \frac{10 \text{ V} - 0.7 \text{ V}}{150 \text{ k}\Omega} = 62 \mu\text{A}$$

and


$$I_B = 62 \ \mu A > \frac{I_{C_{\text{sat}}}}{\beta_{dc}} = 40 \ \mu A$$


Therefore, use $R_B = 150 \text{ k}\Omega$ and $R_C = 1 \text{ k}\Omega$.

Transistor Logic Gates - NAND, AND, OR, NOR

Explain how can you design logic gates (AND, OR, NOR,....) by using BJT?????

It is homework??? See the video and learn this.





Bias stability

The stability of a system is a measure of the sensitivity of a network to variations in its parameters. In any amplifier employing a transistor the collector current I_C is sensitive to each of the following parameters:

```
β: increases with increase in temperature |V_{BE}|: decreases about 7.5 mV per degree Celsius (°C) increase in temperature I_{CO} (reverse saturation current): doubles in value for every 10°C increase in temperature
```

Effect of temperature variation




Figure 4.65 Shift in dc bias point (Q-point) due to change in temperature: (a) 25°C; (b) 100°C.

Stability of biasing circuits

$$S(I_{CO}) = \frac{\Delta I_C}{\Delta I_{CO}}$$

$$S(V_{BE}) = \frac{\Delta I_C}{\Delta V_{BE}}$$

$$S(\beta) = \frac{\Delta I_C}{\Delta \beta}$$

Fixed bias:

$$I_C = \beta I_B = \beta \frac{V_{CC} - V_{BE}}{R_B}$$

Emitter stabilized bias:

$$I_C = \beta I_B = \beta \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1)R_E} \cong \beta \frac{V_{CC} - V_{BE}}{R_B + \beta R_E}$$

Voltage divider bias:

$$I_C = \beta I_B = \beta \frac{V_{TH} - V_{BE}}{R_{TH} + (\beta + 1)R_E} \cong \beta \frac{V_{TH} - V_{BE}}{R_{TH} + \beta R_E}$$

Stability Factor

Bias Stabilization

Stability: It is the measure of the sensitivity of the circuit to the variation in the external parameters

Bias Stabilization

BJT: Collector Current (Ic)

β: Increases with increase in temperature

VBE: Decreases with increase in temperature

Ico (Reverse Saturation Current): Increases with increase in temperature

Doubles in value with every 10°C increase in temperature

Stability Factor

$$S (Ico) = \frac{\Delta Ic}{\Delta Ico} \qquad \text{VBE and } \beta \text{ Constant}$$

$$S (VBE) = \frac{\Delta Ic}{\Delta VBE} \qquad \text{Ico and } \beta \text{ Constant}$$

$$S (\beta) = \frac{\Delta Ic}{\Delta \beta} \qquad \text{Ico and } VBE \text{ Constant}$$

The above equation could be implemented for all above studied BJT configurations.

Derivation of Stability Factor

Voltage divider Bias for example

Stability Factor

$$S = \frac{\partial Ic}{\partial I_{CB0}} | V_{BE}, \beta$$

$$\frac{\partial Ic}{\partial Ic} = \beta \frac{\partial IB}{\partial Ic} + (\beta + 1) \frac{\partial I_{CB0}}{\partial Ic}$$

$$\Rightarrow 1 - \beta \frac{\partial IB}{\partial Ic} = (\beta + 1) \times \frac{1}{S} \Rightarrow S = \frac{(\beta + 1)}{3 - 1}$$

$$\Rightarrow 1 - \beta \frac{\partial IB}{\partial Ic} = (\beta + 1) \times \frac{1}{S} \Rightarrow S = \frac{(\beta + 1)}{3 - 1}$$

Derive the stability factor equations for Voltage divider bias, emitter stabilised bias,configurations. For example,....

$S(I_{CO})$: EMITTER-BIAS CONFIGURATION

For the emitter-bias configuration, an analysis of the network will result in

$$S(I_{CO}) = (\beta + 1) \frac{1 + R_B/R_E}{(\beta + 1) + R_B/R_E}$$
(4.54)

Voltage-Divider Bias Configuration

$$S(I_{CO}) = (\beta + 1) \frac{1 + R_{Th}/R_E}{(\beta + 1) + R_{Th}/R_E}$$
(4.59)

Feedback-Bias Configuration ($R_E 5 0 \Omega$)

$$S(I_{CO}) = (\beta + 1) \frac{1 + R_B/R_C}{(\beta + 1) + R_B/R_C}$$
(4.60)

 $S(V_{BE})$

The stability factor defined by

$$S(V_{BE}) = \frac{\Delta I_C}{\Delta V_{BE}}$$


will result in the following equation for the emitter-bias configuration:

$$S(V_{BE}) = \frac{-\beta}{R_B + (\beta + 1)R_E}$$
 (4.64)

Practice yourself and send me your feedback, if any.

ICBO is high in CE configuration, Why?

When IB = 0, we are getting I_{CBO}



Summary

- Biasing is necessary to fix-up the Q-pt.
- For distortion less maximum amplification, mid-pt biasing is required.
- Thumb rule for mid-pt biasing-

$$V_{\text{CEQ}} = \frac{1}{2} V_{\text{CE,cut-off}} = \frac{1}{2} V_{\text{CC}} \qquad \qquad I_{\text{CQ}} = \frac{1}{2} I_{\text{C,Sat}}$$

- Bias stability is important, dependency to beta variation should be minimized.
- Practice both biasing circuit analysis and design.

Practice yourself and send me your feedback, if any.