

Design of an operational amplifier

Prikshat Sharma

23 september 2024

Outline

- Introduction
- Motivation
- Literature
- Folded Cascode Operational Amplifier
- Biasing of the Circuit
- Loopgain and Phase Margin
- CMRR and PSRR
- Current supplied and Offset
- Conclusion
- Future Works

Introduction

- Operational amplifiers are one of the most basic blocks in IC design
- The main aim of the amplifiers is to have high gain and stability
- The basic circuit that gives gain is the common source amplifier
- Common source amplifier cannot provide very high gain




Figure: Operational amplifier

Specification Matrix

Parameters	Specifications	Simulation	Comments
Loop Gain	80dB,	74dB	For 6σ
Phase Margin	65°	66°	For 6σ
ICMR	0.8V	0.5V	
Load Resistance	10k Ω		
Load Capacitance	10pF		
CMRR	80dB	71dB(min)	Very high deviation
PSRR	-60dB	-27dB	6σ
Slew Rate	1V/ μ s		
Temperature	-40 $^\circ$ C – 150 $^\circ$ C		
Offset	± 4 mV	± 14 mV	
Supply	3.3V - 5V		
OCMR(Max)	3.3V@150=2.58V @27=2.47V@-40 =2.40V	5V@150=4.2V @27=4.114V@-40=4.054V	Non invert- ing amplifier

Motivation

OTA

- ▶ OTA can provide us with very high gain
- ▶ OTA gain is because of the very high output impedance
- ▶ Applying a resistor at the output will reduce its gain drastically
- ▶ Buffer is required with the OTA for loading resistors




Figure: Folded cascode Opamp

Literature Review

- Most basic gain block is the Common source
- Gain is not very large
- Gain is then increased by increasing the resistance at the output
- Telescopic cascode structure provides us with very high gain but swing is limited in unity feedback

Folded Cascode Operational Amplifier

- Folded cascode provides a high gain
- Swing is also very good in unity feedback configuration
- Differential Gain of Folded cascode

$$A_v = \frac{(g_m r_o)^2}{2} \quad (1)$$

- Common mode gain

$$A = \frac{1}{1 + 2(g_m r_o)^2} \quad (2)$$

- All these gains are calculated assuming same g_m and r_o for all devices

Continued...

- CMRR: Ability to reject the Common mode Variations

$$CMRR = \frac{A_v}{A} \quad (3)$$

- PSRR: Ability to reject the Supply variations

$$PSRR = \frac{\Delta V_{dd}}{R_{buffer} + R_o} \quad (4)$$

- Slew Rate: How fast is the response. For folded cascode OTA,

- ▶ Case 1: $I_1 > \frac{I_o}{2}$

$$SR = \frac{I_o}{C_l} \quad (5)$$

- ▶ Case 2 : $I_1 < \frac{I_o}{2}$

$$SR = \frac{2I_1}{C_l} \quad (6)$$

Continued...

- ICMR: Common mode DC voltages for input

$$V_{gsin} + 2\Delta V < ICMR < V_{gipc} - V_{thcas} - \Delta V + V_{thin} \quad (7)$$

- Output Common Mode Range: DC values taken by the output

$$2\Delta V < OCMR < V_{gM17} - V_t - \Delta V \quad (8)$$

$$V_{tM0/M1} + 2\Delta V < V_{g17} < V_{bM6} + |V_{tM6}| \quad (9)$$

- Slew Rate: How fast is the response. For folded cascode OTA,

- ▶ Case 1: $I_1 > \frac{I_o}{2}$

$$SR = \frac{I_o}{C_I} \quad (10)$$

- ▶ Case 2 : $I_1 < \frac{I_o}{2}$

$$SR = \frac{2I_1}{C_I} \quad (11)$$

Why is the circuit different from traditional circuit?

- Supply voltage varies from 3.3V to 5V
- Current source implementation requires good matching
- For good matching ana device is used
- Ana device can hold a potential difference of 1.5V across V_{ds}
- Pmos5 and nmos5 devices are used for taking the high voltages
- Cascode structures are used as they protect from variations
- Cascode current sources are used as they are nearest to the ideal ones

Effects of temperature variations

- Temperature is varied from -40°C to 150°C
- As temperature reduces the threshold voltage starts increasing, reducing the V_{gs} margin set
- Threshold voltage of the Mosfet:

$$V_{th} = \frac{\sqrt{2qN_a\phi_t\epsilon_s}}{C_{ox}} + \phi_t \quad (12)$$

-

$$\phi_t = 2V_t \ln\left(\frac{N_a}{n_i}\right) \quad (13)$$

-

$$-\ln(n_i) = -\ln kT^{\frac{3}{2}} + \frac{E_g}{2kT} \quad (14)$$

- Hence ϕ_t is increased hence increasing the threshold voltage
- As the temperature increases, the V_{th} reduces hence increasing $V_{d_{sat}}$ at higher temperatures

Effects of temperature variations on trans conductance

- Trans conductance of the mosfet is given by $\frac{\partial I_d}{\partial V_{gs}}$
- As the current is already decided by the slew rate, the trans conductance is given by

$$g_m = \frac{2I_d}{V_{gs} - V_{th}} \quad (15)$$

- The same concepts as above can be used to explain this phenomenon as well
- Trans conductance is inversely proportional to the $V_{gs} - V_{th}$
- As the temperature is reduced, $V_{gs} - V_{th}$ reduces implying increased g_m
- For temperature increase $V_{gs} - V_{th}$ increases hence reducing the g_m

Circuit Diagram




Figure: Operational amplifier

Biasing of the circuit

vds_margin1_new									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	678m	86.92m	454.8m	678.1m	941.3m	50m	inf
27	5.5	1	1.043	86.68m	821m	1.043	1.385	50m	inf
27	5.5	0.9	1.134	86.64m	912.2m	1.134	1.396	50m	inf
27	3.3	1.4	676.8m	86.92m	453.9m	676.9m	948.1m	50m	inf
27	3.3	1	1.042	86.67m	820.1m	1.042	1.384	50m	inf
27	3.3	0.9	1.133	86.63m	911.2m	1.133	1.395	50m	inf
27	2.97	1.4	676.6m	86.91m	453.7m	676.7m	939.8m	50m	inf
27	2.97	1	1.042	86.66m	819.9m	1.042	1.384	50m	inf
27	2.97	0.9	1.133	86.62m	911.1m	1.133	1.395	50m	inf
27	5	1.4	677.7m	86.93m	454.6m	677.8m	941m	50m	inf
27	5	1	1.043	86.68m	820.8m	1.043	1.385	50m	inf
27	5	0.9	1.134	86.64m	912m	1.134	1.396	50m	inf
150	5.5	1.4	465.3m	88.91m	245.6m	465.4m	735m	50m	inf
150	5.5	1	828.4m	88.69m	609.7m	828.4m	1.097	50m	inf
150	5.5	0.9	918.8m	88.64m	780.4m	918.9m	1.188	50m	inf
150	3.3	1.4	464.1m	88.91m	244.7m	464.2m	733.8m	50m	inf
150	3.3	1	827.2m	88.69m	608.9m	827.3m	1.096	50m	inf
150	3.3	0.9	917.6m	88.65m	699.6m	917.7m	1.186	50m	inf
150	2.97	1.4	463.9m	88.9m	244.5m	464m	733.6m	50m	inf
150	2.97	1	827m	88.68m	608.7m	827.1m	1.096	50m	inf
150	2.97	0.9	917.5m	88.64m	699.4m	917.5m	1.186	50m	inf
150	5	1.4	465m	88.92m	245.4m	465.1m	734.7m	50m	inf
150	5	1	828.1m	88.7m	609.5m	828.1m	1.097	50m	inf
150	5	0.9	918.5m	88.65m	780.2m	918.5m	1.187	50m	inf
-40	5.5	1.4	797.2m	86.14m	570.9m	797.3m	1.058	50m	inf
-40	5.5	1	1.163	85.89m	938.3m	1.163	1.423	50m	inf
-40	5.5	0.9	1.255	85.86m	1.03	1.255	1.514	50m	inf
-40	3.3	1.4	796m	86.13m	570m	796.1m	1.057	50m	inf
-40	3.3	1	1.162	85.87m	937.3m	1.162	1.422	50m	inf
-40	3.3	0.9	1.253	85.85m	1.029	1.253	1.513	50m	inf
-40	2.97	1.4	795.8m	86.12m	569.8m	795.9m	1.056	50m	inf
-40	2.97	1	1.162	85.86m	937.1m	1.162	1.422	50m	inf
-40	2.97	0.9	1.253	85.83m	1.029	1.253	1.513	50m	inf
-40	5	1.4	796.9m	86.14m	570.8m	797m	1.058	50m	inf
-40	5	1	1.163	85.88m	938.1m	1.163	1.423	50m	inf
-40	5	0.9	1.254	85.86m	1.029	1.254	1.514	50m	inf

Figure: Vds margin of M13

vds_margin2									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	678m	87.36m	461.2m	678.1m	943.4m	50m	inf
27	5.5	1	1.043	87.11m	827.4m	1.043	1.388	50m	inf
27	5.5	0.9	1.134	87.07m	918.5m	1.134	1.398	50m	inf
27	3.3	1.4	676.8m	87.3m	459.4m	677m	942.3m	50m	inf
27	3.3	1	1.042	87.05m	825.5m	1.042	1.387	50m	inf
27	3.3	0.9	1.133	87.01m	916.7m	1.133	1.397	50m	inf
27	2.97	1.4	676.6m	87.28m	459.2m	676.8m	942.1m	50m	inf
27	2.97	1	1.042	87.03m	825.3m	1.042	1.386	50m	inf
27	2.97	0.9	1.133	87m	916.5m	1.133	1.397	50m	inf
27	5	1.4	677.7m	87.34m	460.6m	677.8m	943.2m	50m	inf
27	5	1	1.043	87.09m	826.8m	1.043	1.387	50m	inf
27	5	0.9	1.134	87.05m	917.9m	1.134	1.398	50m	inf
150	5.5	1.4	465.4m	89.33m	252.8m	465.5m	736.1m	50m	inf
150	5.5	1	828.4m	89.1m	616.8m	828.5m	1.098	50m	inf
150	5.5	0.9	918.8m	89.06m	787.5m	918.9m	1.189	50m	inf
150	3.3	1.4	464.2m	89.26m	250.7m	464.3m	735.1m	50m	inf
150	3.3	1	827.2m	89.04m	614.7m	827.3m	1.097	50m	inf
150	3.3	0.9	917.7m	89m	705.4m	917.7m	1.188	50m	inf
150	2.97	1.4	464.1m	89.25m	250.5m	464.1m	734.8m	50m	inf
150	2.97	1	827.1m	89.03m	614.5m	827.1m	1.097	50m	inf
150	2.97	0.9	917.5m	88.99m	705.2m	917.6m	1.187	50m	inf
150	5	1.4	465.1m	89.31m	252m	465.1m	735.8m	50m	inf
150	5	1	828.1m	89.06m	616.1m	828.2m	1.098	50m	inf
150	5	0.9	918.5m	89.04m	786.7m	918.6m	1.188	50m	inf
-40	5.5	1.4	797.2m	86.6m	577.1m	797.3m	1.061	50m	inf
-40	5.5	1	1.163	86.34m	944.4m	1.164	1.426	50m	inf
-40	5.5	0.9	1.254	86.31m	1.036	1.255	1.517	50m	inf
-40	3.3	1.4	796m	86.54m	576.2m	796.2m	1.06	50m	inf
-40	3.3	1	1.162	86.28m	942.6m	1.162	1.425	50m	inf
-40	3.3	0.9	1.253	86.25m	1.034	1.253	1.516	50m	inf
-40	2.97	1.4	795.8m	86.52m	575.2m	796m	1.06	50m	inf
-40	2.97	1	1.162	86.26m	942.4m	1.162	1.425	50m	inf
-40	2.97	0.9	1.253	86.23m	1.034	1.253	1.516	50m	inf
-40	5	1.4	796.9m	86.58m	576.6m	797.1m	1.061	50m	inf
-40	5	1	1.163	86.31m	943.8m	1.163	1.426	50m	inf
-40	5	0.9	1.254	86.28m	1.033	1.254	1.517	50m	inf

Figure: Vds margin of M12

Biasing of the circuit

vds_margin7									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	269.9n	12.89n	235.2n	269.9n	306.4n	50n	inf
27	5.5	1	269.9n	12.89n	235.2n	269.9n	306.4n	50n	inf
27	5.5	0.9	269.9n	12.88n	235.2n	269.9n	306.4n	50n	inf
27	3.3	1.4	271.6n	12.83n	237.2n	271.6n	307.3n	50n	inf
27	3.3	1	271.5n	12.83n	237.2n	271.5n	307.3n	50n	inf
27	3.3	0.9	271.5n	12.82n	237.1n	271.5n	307.3n	50n	inf
27	2.97	1.4	271.1n	12.82n	236.7n	271n	306.8n	50n	inf
27	2.97	1	271n	12.82n	236.7n	271n	306.7n	50n	inf
27	2.97	0.9	271n	12.82n	236.6n	271n	306.7n	50n	inf
27	5	1.4	271.3n	12.87n	236.7n	271.3n	307.6n	50n	inf
27	5	1	271.3n	12.87n	236.7n	271.3n	307.6n	50n	inf
27	5	0.9	271.2n	12.87n	236.7n	271.2n	307.5n	50n	inf
150	5.5	1.4	171n	12.98n	136.5n	171n	207.1n	50n	inf
150	5.5	1	171n	12.98n	136.5n	171n	207.1n	50n	inf
150	5.5	0.9	171n	12.98n	136.5n	171n	207n	50n	inf
150	3.3	1.4	175.5n	12.89n	141.4n	175.5n	218.6n	50n	inf
150	3.3	1	175.4n	12.89n	141.3n	175.4n	218.5n	50n	inf
150	3.3	0.9	175.4n	12.89n	141.3n	175.4n	218.5n	50n	inf
150	2.97	1.4	175n	12.88n	140.9n	174.9n	218n	50n	inf
150	2.97	1	174.9n	12.88n	140.8n	174.9n	209.9n	50n	inf
150	2.97	0.9	174.9n	12.88n	140.8n	174.9n	209.9n	50n	inf
150	5	1.4	173.6n	12.96n	139.2n	173.6n	209.4n	50n	inf
150	5	1	173.5n	12.96n	139.1n	173.5n	209.3n	50n	inf
150	5	0.9	173.5n	12.96n	139.1n	173.5n	209.3n	50n	inf
-40	5.5	1.4	325.1n	12.83n	290.4n	325.1n	361.9n	50n	inf
-40	5.5	1	325.1n	12.83n	290.4n	325.1n	361.9n	50n	inf
-40	5.5	0.9	325n	12.82n	290.4n	325n	361.8n	50n	inf
-40	3.3	1.4	325.7n	12.79n	291.3n	325.7n	361.8n	50n	inf
-40	3.3	1	325.7n	12.79n	291.2n	325.6n	361.8n	50n	inf
-40	3.3	0.9	325.6n	12.78n	291.2n	325.6n	361.7n	50n	inf
-40	2.97	1.4	325.2n	12.78n	290.8n	325.2n	361.3n	50n	inf
-40	2.97	1	325.2n	12.78n	290.8n	325.1n	361.3n	50n	inf
-40	2.97	0.9	325.1n	12.78n	290.8n	325.1n	361.2n	50n	inf
-40	5	1.4	326n	12.82n	291.4n	326n	362.6n	50n	inf
-40	5	1	325.9n	12.82n	291.4n	325.9n	362.6n	50n	inf
-40	5	0.9	325.9n	12.81n	291.4n	325.9n	362.5n	50n	inf

Figure: Vds margin of M10

vds_margin8									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	268.6n	13.2n	233.2n	268.6n	305.7n	50n	inf
27	5.5	1	269.3n	13.2n	233.8n	269.3n	306.4n	50n	inf
27	5.5	0.9	269.4n	13.2n	234n	269.4n	306.5n	50n	inf
27	3.3	1.4	268.8n	13.14n	233.7n	268.8n	305.3n	50n	inf
27	3.3	1	270.3n	13.14n	235.1n	270.3n	306.7n	50n	inf
27	3.3	0.9	270.6n	13.14n	235.4n	270.6n	307n	50n	inf
27	2.97	1.4	267.5n	13.11n	232.4n	267.5n	303.9n	50n	inf
27	2.97	1	269.5n	13.14n	234.3n	269.5n	305.9n	50n	inf
27	2.97	0.9	269.8n	13.14n	234.7n	269.8n	306.2n	50n	inf
27	5	1.4	269.9n	13.19n	234.6n	269.9n	306.8n	50n	inf
27	5	1	270.6n	13.19n	235.3n	270.6n	307.5n	50n	inf
27	5	0.9	270.8n	13.19n	235.4n	270.8n	307.6n	50n	inf
150	5.5	1.4	169.4n	13.29n	134n	169.4n	206n	50n	inf
150	5.5	1	170.2n	13.29n	134.8n	170.2n	206.8n	50n	inf
150	5.5	0.9	170.4n	13.29n	135n	170.4n	207n	50n	inf
150	3.3	1.4	172.3n	13.19n	137.2n	172.3n	208n	50n	inf
150	3.3	1	174n	13.2n	138.9n	174n	209.7n	50n	inf
150	3.3	0.9	174.3n	13.2n	139.3n	174.3n	210n	50n	inf
150	2.97	1.4	171n	13.17n	136n	171n	206.7n	50n	inf
150	2.97	1	173.1n	13.19n	138.1n	173.1n	208.8n	50n	inf
150	2.97	0.9	173.6n	13.19n	138.5n	173.6n	209.2n	50n	inf
150	5	1.4	171.9n	13.27n	136.6n	171.9n	208.2n	50n	inf
150	5	1	172.7n	13.27n	137.4n	172.7n	209n	50n	inf
150	5	0.9	172.9n	13.27n	137.6n	172.9n	209.2n	50n	inf
-40	5.5	1.4	324n	13.14n	288.8n	324n	361.4n	50n	inf
-40	5.5	1	324.5n	13.14n	289.3n	324.5n	362n	50n	inf
-40	5	0.9	324.6n	13.14n	289.4n	324.7n	362n	50n	inf
-40	3.3	1.4	323.2n	13.09n	288.2n	323.2n	360.1n	50n	inf
-40	3.3	1	324.5n	13.1n	289.5n	324.5n	361.4n	50n	inf
-40	3.3	0.9	324.8n	13.1n	289.8n	324.8n	361.6n	50n	inf
-40	2.97	1.4	321.8n	13.06n	286.8n	321.8n	358.7n	50n	inf
-40	2.97	1	323.8n	13.09n	288.7n	323.8n	360.6n	50n	inf
-40	2.97	0.9	324.1n	13.09n	289.1n	324.1n	360.9n	50n	inf
-40	5	1.4	324.8n	13.13n	289.6n	324.8n	362.1n	50n	inf
-40	5	1	325.4n	13.13n	290.2n	325.4n	362.6n	50n	inf
-40	5	0.9	325.5n	13.13n	290.3n	325.5n	362.7n	50n	inf

Figure: Vds margin of M11

Biasing of the circuit

vds_margin6									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1	243.3m	18.2n	196.9n	243.3n	300.6n	50n	inf
27	5.5	1	242.9n	18.19n	196.5n	242.9n	300.3n	50n	inf
27	5.5	0.9	242.8n	18.19n	196.5n	242.8n	300.2n	50n	inf
27	3.3	1.4	237.2n	18.17n	191.1n	237.3n	294.5n	50n	inf
27	3.3	1	236.9n	18.17n	190.8n	236.9n	294.2n	50n	inf
27	3.3	0.9	236.8n	18.17n	190.7n	236.9n	294.2n	50n	inf
27	2.97	1.4	236.9n	18.17n	190.8n	237n	294.2n	50n	inf
27	2.97	1	236.6n	18.17n	190.5n	236.6n	293.9n	50n	inf
27	2.97	0.9	236.5n	18.17n	190.4n	236.6n	293.9n	50n	inf
27	5	1.4	240.7n	18.19n	194.4n	240.7n	298n	50n	inf
27	5	1	240.4n	18.18n	194.1n	240.4n	297.7n	50n	inf
27	5	0.9	240.3n	18.18n	194n	240.3n	297.6n	50n	inf
150	5.5	1.4	162.4n	17.65n	116.8n	162.4n	217.7n	50n	inf
150	5.5	1	162n	17.65n	116.4n	162n	217.4n	50n	inf
150	5.5	0.9	161.9n	17.64n	116.3n	161.9n	217.2n	50n	inf
150	3.3	1.4	154.5n	17.61n	109.2n	154.5n	209.8n	50n	inf
150	3.3	1	154.2n	17.61n	108.9n	154.2n	209.4n	50n	inf
150	3.3	0.9	154.1n	17.61n	108.8n	154.1n	209.3n	50n	inf
150	2.97	1.4	154.2n	17.61n	108.9n	154.2n	209.4n	50n	inf
150	2.97	1	153.8n	17.61n	108.5n	153.8n	209.1n	50n	inf
150	2.97	0.9	153.7n	17.61n	108.4n	153.8n	209n	50n	inf
150	5	1.4	159.1n	17.63n	113.6n	159.1n	214.4n	50n	inf
150	5	1	158.7n	17.63n	113.2n	158.8n	214.1n	50n	inf
150	5	0.9	158.6n	17.63n	113.1n	158.6n	214n	50n	inf
-40	5.5	1.4	287.6n	18.81n	240.5n	287.6n	345.8n	50n	inf
-40	5.5	1	287.3n	18.81n	240.2n	287.3n	345.5n	50n	inf
-40	5.5	0.9	287.2n	18.81n	240.1n	287.2n	345.4n	50n	inf
-40	3.3	1.4	282.6n	18.8n	235.7n	282.6n	341.7n	50n	inf
-40	3.3	1	282.3n	18.8n	235.4n	282.3n	341.4n	50n	inf
-40	3.3	0.9	282.2n	18.8n	235.3n	282.2n	341.4n	50n	inf
-40	2.97	1.4	282.3n	18.8n	235.4n	282.4n	341.4n	50n	inf
-40	2.97	1	282n	18.79n	235.1n	282n	341.1n	50n	inf
-40	2.97	0.9	281.9n	18.8n	235n	282n	341.1n	50n	inf
-40	5	1.4	285.4n	18.8n	238.4n	285.4n	344.6n	50n	inf
-40	5	1	285.1n	18.8n	238n	285.1n	344.3n	50n	inf
-40	5	0.9	285n	18.81n	238n	285.1n	344.2n	50n	inf

Figure: Vds margin of M1

vds_margin5									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	242.5n	16.39n	200.2n	242.5n	291.3n	50n	inf
27	5.5	1	242.5n	16.39n	200.2n	242.5n	291.3n	50n	inf
27	5.5	0.9	242.5n	16.4n	200.2n	242.5n	291.4n	50n	inf
27	3.3	1.4	236.5n	16.35n	194.3n	236.5n	285.2n	50n	inf
27	3.3	1	236.5n	16.35n	194.3n	236.5n	285.2n	50n	inf
27	3.3	0.9	236.5n	16.36n	194.3n	236.5n	285.2n	50n	inf
27	2.97	1.4	236.2n	16.35n	194n	236.2n	284.9n	50n	inf
27	2.97	1	236.2n	16.35n	194n	236.2n	284.9n	50n	inf
27	2.97	0.9	236.2n	16.35n	194n	236.2n	284.9n	50n	inf
27	5	1.4	239.9n	16.38n	197.6n	239.9n	288.7n	50n	inf
27	5	1	239.9n	16.38n	197.6n	239.9n	288.7n	50n	inf
27	5	0.9	239.9n	16.38n	197.6n	240n	288.7n	50n	inf
150	5.5	1.4	161.5n	16.45n	119.3n	161.5n	210.5n	50n	inf
150	5.5	1	161.5n	16.45n	119.3n	161.5n	210.5n	50n	inf
150	5.5	0.9	161.5n	16.45n	119.3n	161.5n	210.6n	50n	inf
150	3.3	1.4	153.6n	16.39n	111.6n	153.6n	202.5n	50n	inf
150	3.3	1	153.6n	16.39n	111.6n	153.6n	202.5n	50n	inf
150	3.3	0.9	153.6n	16.4n	111.6n	153.6n	202.6n	50n	inf
150	2.97	1.4	153.2n	16.39n	111.3n	153.3n	202.2n	50n	inf
150	2.97	1	153.3n	16.39n	111.3n	153.3n	202.2n	50n	inf
150	2.97	0.9	153.3n	16.39n	111.3n	153.3n	202.2n	50n	inf
150	5	1.4	158.2n	16.42n	116.1n	158.2n	207.2n	50n	inf
150	5	1	158.2n	16.42n	116.1n	158.2n	207.2n	50n	inf
150	5	0.9	158.2n	16.43n	116.1n	158.2n	207.2n	50n	inf
-40	5.5	1.4	286.9n	16.37n	244.4n	286.9n	335.6n	50n	inf
-40	5.5	1	286.9n	16.37n	244.4n	286.9n	335.6n	50n	inf
-40	5.5	0.9	286.9n	16.38n	244.4n	286.9n	335.6n	50n	inf
-40	3.3	1.4	281.9n	16.34n	239.5n	281.9n	330.5n	50n	inf
-40	3.3	1	281.9n	16.34n	239.5n	281.9n	330.5n	50n	inf
-40	3.3	0.9	281.9n	16.35n	239.5n	281.9n	330.5n	50n	inf
-40	2.97	1.4	281.6n	16.34n	239.2n	281.6n	330.2n	50n	inf
-40	2.97	1	281.6n	16.34n	239.2n	281.6n	330.2n	50n	inf
-40	2.97	0.9	281.6n	16.35n	239.2n	281.6n	330.3n	50n	inf
-40	5	1.4	284.7n	16.36n	242.2n	284.7n	333.4n	50n	inf
-40	5	1	284.7n	16.36n	242.2n	284.7n	333.4n	50n	inf
-40	5	0.9	284.7n	16.37n	242.2n	284.7n	333.4n	50n	inf

Figure: Vds margin of M0

Biasing of the circuit

vds_margin18										
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul	
27	5.5	1.4	37.75	42.94n	37.63	37.75	37.89	50m	inf	
27	5.5	1	41.25	42.52n	41.14	41.25	41.38	50m	inf	
27	5.5	0.9	42.12	42.43n	42.01	42.12	42.26	50m	inf	
27	3.3	1.4	17.96	39m	17.85	17.96	18.08	50m	inf	
27	3.3	1	21.46	38.58m	21.36	21.46	21.58	50m	inf	
27	3.3	0.9	22.33	38.49m	22.23	22.33	22.45	50m	inf	
27	2.97	1.4	14.99	38.82n	14.89	14.99	15.11	50m	inf	
27	2.97	1	18.49	38.4n	18.39	18.49	18.61	50m	inf	
27	2.97	0.9	19.36	38.31n	19.26	19.36	19.48	50m	inf	
27	5	1.4	33.25	41.19n	33.14	33.25	33.38	50m	inf	
27	5	1	36.75	40.77n	36.64	36.75	36.88	50m	inf	
27	5	0.9	37.63	40.68n	37.52	37.63	37.75	50m	inf	
150	5.5	1.4	38.06	44.27n	37.94	38.06	38.2	50m	inf	
150	5.5	1	41.53	43.53n	41.41	41.53	41.67	50m	inf	
150	5.5	0.9	42.39	43.37n	42.27	42.39	42.53	50m	inf	
150	3.3	1.4	18.27	39.84n	18.16	18.27	18.4	50m	inf	
150	3.3	1	21.74	39.11n	21.63	21.74	21.86	50m	inf	
150	3.3	0.9	22.6	38.94n	22.5	22.6	22.73	50m	inf	
150	2.97	1.4	15.3	39.66n	15.19	15.3	15.43	50m	inf	
150	2.97	1	18.77	38.94n	18.66	18.77	18.89	50m	inf	
150	2.97	0.9	19.63	38.77n	19.53	19.63	19.76	50m	inf	
150	5	1.4	33.56	42.34n	33.45	33.56	33.7	50m	inf	
150	5	1	37.03	41.61n	36.92	37.03	37.16	50m	inf	
150	5	0.9	37.89	41.44n	37.78	37.89	38.03	50m	inf	
-40	5.5	1.4	37.59	42.33n	37.47	37.59	37.72	50m	inf	
-40	5.5	1	41.1	42.06n	40.99	41.1	41.24	50m	inf	
-40	5.5	0.9	41.98	42.01n	41.87	41.98	42.11	50m	inf	
-40	3.3	1.4	17.79	38.66n	17.69	17.79	17.92	50m	inf	
-40	3.3	1	21.31	38.38n	21.21	21.31	21.43	50m	inf	
-40	3.3	0.9	22.19	38.32n	22.09	22.19	22.31	50m	inf	
-40	2.97	1.4	14.82	38.48n	14.72	14.82	14.95	50m	inf	
-40	2.97	1	18.34	38.19n	18.24	18.34	18.46	50m	inf	
-40	2.97	0.9	19.22	38.14n	19.12	19.22	19.34	50m	inf	
-40	5	1.4	33.09	40.69n	32.98	33.09	33.22	50m	inf	
-40	5	1	36.61	40.41n	36.5	36.61	36.73	50m	inf	
-40	5	0.9	37.48	40.36n	37.38	37.48	37.61	50m	inf	

vds_margin4										
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul	
27	5.5	1.4	260.7n	14.16n	228.5n	260.7n	300.3n	50m	inf	
27	5.5	1	256.8n	13.77n	217.4n	256.8n	294.2n	50m	inf	
27	5.5	0.9	252.6n	11.26n	216n	253.8n	276.3n	50m	inf	
27	3.3	1.4	260.7n	14.16n	228.5n	260.7n	300.3n	50m	inf	
27	3.3	1	256.8n	13.77n	217.4n	256.8n	294.2n	50m	inf	
27	3.3	0.9	252.6n	11.26n	216n	253.8n	276.2n	50m	inf	
27	2.97	1.4	260.7n	14.16n	228.5n	260.7n	300.3n	50m	inf	
27	2.97	1	256.8n	13.77n	217.4n	256.8n	294.2n	50m	inf	
27	2.97	0.9	252.6n	11.26n	216n	253.8n	276.2n	50m	inf	
27	5	1.4	260.7n	14.16n	228.5n	260.7n	300.3n	50m	inf	
27	5	1	256.8n	13.77n	217.4n	256.8n	294.2n	50m	inf	
27	5	0.9	252.6n	11.26n	216n	253.8n	276.3n	50m	inf	
150	5.5	1.4	186.5n	14.14n	146.8n	186.5n	225.9n	50m	inf	
150	5.5	1	182.5n	13.87n	143.6n	182.6n	220.6n	50m	inf	
150	5.5	0.9	180n	12.68n	142.3n	180.5n	208.7n	50m	inf	
150	3.3	1.4	186.5n	14.14n	146.8n	186.5n	225.9n	50m	inf	
150	3.3	1	182.5n	13.87n	143.6n	182.6n	220.6n	50m	inf	
150	3.3	0.9	180n	12.68n	142.3n	180.5n	208.8n	50m	inf	
150	2.97	1.4	186.5n	14.14n	146.8n	186.5n	225.9n	50m	inf	
150	2.97	1	182.5n	13.87n	143.6n	182.6n	220.6n	50m	inf	
150	2.97	0.9	180n	12.68n	142.3n	180.5n	208.8n	50m	inf	
150	5	1.4	186.5n	14.14n	146.8n	186.5n	225.9n	50m	inf	
150	5	1	182.5n	13.87n	143.6n	182.6n	220.6n	50m	inf	
150	5	0.9	180n	12.68n	142.3n	180.5n	208.8n	50m	inf	
-40	5.5	1.4	302.5n	14.21n	261.7n	302.5n	342.2n	50m	inf	
-40	5.5	1	298.7n	13.71n	258.9n	298.8n	335.3n	50m	inf	
-40	5.5	0.9	292.5n	9.657n	257.4n	294.4n	311.1n	50m	inf	
-40	3.3	1.4	302.5n	14.21n	261.7n	302.5n	342.2n	50m	inf	
-40	3.3	1	298.7n	13.71n	258.9n	298.8n	335.3n	50m	inf	
-40	3.3	0.9	292.5n	9.656n	257.4n	294.4n	311.1n	50m	inf	
-40	2.97	1.4	302.5n	14.21n	261.7n	302.5n	342.2n	50m	inf	
-40	2.97	1	298.7n	13.71n	258.9n	298.8n	335.3n	50m	inf	
-40	2.97	0.9	292.5n	9.656n	257.4n	294.4n	311.1n	50m	inf	
-40	5	1.4	302.5n	14.21n	261.7n	302.5n	342.2n	50m	inf	
-40	5	1	298.7n	13.71n	258.9n	298.8n	335.3n	50m	inf	
-40	5	0.9	292.5n	9.657n	257.4n	294.4n	311.1n	50m	inf	

Figure: Vds margin of M2

Figure: Vds margin of M17<0:8>

Biasing of the circuit

vds_margin1_new									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	678m	86.92m	454.8m	678.1m	941.3m	50m	inf
27	5.5	1	1.043	86.68m	821m	1.043	1.385	50m	inf
27	5.5	0.9	1.134	86.64m	912.2m	1.134	1.396	50m	inf
27	3.3	1.4	676.8m	86.92m	453.9m	676.9m	948.1m	50m	inf
27	3.3	1	1.042	86.67m	820.1m	1.042	1.384	50m	inf
27	3.3	0.9	1.133	86.63m	911.2m	1.133	1.395	50m	inf
27	2.97	1.4	676.6m	86.91m	453.7m	676.7m	939.8m	50m	inf
27	2.97	1	1.042	86.66m	819.9m	1.042	1.384	50m	inf
27	2.97	0.9	1.133	86.62m	911.1m	1.133	1.395	50m	inf
27	5	1.4	677.7m	86.93m	454.6m	677.8m	941m	50m	inf
27	5	1	1.043	86.68m	820.8m	1.043	1.385	50m	inf
27	5	0.9	1.134	86.64m	912m	1.134	1.396	50m	inf
150	5.5	1.4	465.3m	88.91m	245.6m	465.4m	735m	50m	inf
150	5.5	1	828.4m	88.69m	609.7m	828.4m	1.097	50m	inf
150	5.5	0.9	918.8m	88.64m	780.4m	918.9m	1.188	50m	inf
150	3.3	1.4	464.1m	88.91m	244.7m	464.2m	733.8m	50m	inf
150	3.3	1	827.2m	88.69m	608.9m	827.3m	1.096	50m	inf
150	3.3	0.9	917.6m	88.65m	699.6m	917.7m	1.186	50m	inf
150	2.97	1.4	463.9m	88.9m	244.5m	464m	733.6m	50m	inf
150	2.97	1	827m	88.68m	608.7m	827.1m	1.096	50m	inf
150	2.97	0.9	917.5m	88.64m	699.4m	917.5m	1.186	50m	inf
150	5	1.4	465m	88.92m	245.4m	465.1m	734.7m	50m	inf
150	5	1	828.1m	88.7m	609.5m	828.1m	1.097	50m	inf
150	5	0.9	918.5m	88.65m	780.2m	918.5m	1.187	50m	inf
-40	5.5	1.4	797.2m	86.14m	570.9m	797.3m	1.058	50m	inf
-40	5.5	1	1.163	85.89m	938.3m	1.163	1.423	50m	inf
-40	5.5	0.9	1.255	85.86m	1.03	1.255	1.514	50m	inf
-40	3.3	1.4	796m	86.13m	570m	796.1m	1.057	50m	inf
-40	3.3	1	1.162	85.87m	937.3m	1.162	1.422	50m	inf
-40	3.3	0.9	1.253	85.85m	1.029	1.253	1.513	50m	inf
-40	2.97	1.4	795.8m	86.12m	569.8m	795.9m	1.056	50m	inf
-40	2.97	1	1.162	85.86m	937.1m	1.162	1.422	50m	inf
-40	2.97	0.9	1.253	85.83m	1.029	1.253	1.513	50m	inf
-40	5	1.4	796.9m	86.14m	570.8m	797m	1.058	50m	inf
-40	5	1	1.163	85.88m	938.1m	1.163	1.423	50m	inf
-40	5	0.9	1.254	85.86m	1.029	1.254	1.514	50m	inf

Figure: Vds margin of M13

vds_margin2									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	678m	87.36m	461.2m	678.1m	943.4m	50m	inf
27	5.5	1	1.043	87.11m	827.4m	1.043	1.388	50m	inf
27	5.5	0.9	1.134	87.07m	918.5m	1.134	1.398	50m	inf
27	3.3	1.4	676.8m	87.3m	459.4m	677m	942.3m	50m	inf
27	3.3	1	1.042	87.05m	825.5m	1.042	1.387	50m	inf
27	3.3	0.9	1.133	87.01m	916.7m	1.133	1.397	50m	inf
27	2.97	1.4	676.6m	87.28m	459.2m	676.8m	942.1m	50m	inf
27	2.97	1	1.042	87.03m	825.3m	1.042	1.386	50m	inf
27	2.97	0.9	1.133	87m	916.5m	1.133	1.397	50m	inf
27	5	1.4	677.7m	87.34m	460.6m	677.8m	943.2m	50m	inf
27	5	1	1.043	87.09m	826.8m	1.043	1.387	50m	inf
27	5	0.9	1.134	87.05m	917.9m	1.134	1.398	50m	inf
150	5.5	1.4	465.4m	89.33m	252.8m	465.5m	736.1m	50m	inf
150	5.5	1	828.4m	89.1m	616.8m	828.5m	1.098	50m	inf
150	5.5	0.9	918.8m	89.06m	787.5m	918.9m	1.189	50m	inf
150	3.3	1.4	464.2m	89.26m	250.7m	464.3m	735.1m	50m	inf
150	3.3	1	827.2m	89.04m	614.7m	827.3m	1.097	50m	inf
150	3.3	0.9	917.7m	89m	705.4m	917.7m	1.188	50m	inf
150	2.97	1.4	464.1m	89.25m	250.5m	464.1m	734.8m	50m	inf
150	2.97	1	827.1m	89.03m	614.5m	827.1m	1.097	50m	inf
150	2.97	0.9	917.5m	88.99m	705.2m	917.6m	1.187	50m	inf
150	5	1.4	465.1m	89.31m	252m	465.1m	735.8m	50m	inf
150	5	1	828.1m	89.06m	616.1m	828.2m	1.098	50m	inf
150	5	0.9	918.5m	89.04m	786.7m	918.6m	1.188	50m	inf
-40	5.5	1.4	797.2m	86.6m	577.1m	797.3m	1.061	50m	inf
-40	5.5	1	1.163	86.34m	944.4m	1.164	1.426	50m	inf
-40	5.5	0.9	1.254	86.31m	1.036	1.255	1.517	50m	inf
-40	3.3	1.4	796m	86.54m	576.2m	796.2m	1.06	50m	inf
-40	3.3	1	1.162	86.28m	942.6m	1.162	1.425	50m	inf
-40	3.3	0.9	1.253	86.25m	1.034	1.253	1.516	50m	inf
-40	2.97	1.4	795.8m	86.52m	575.2m	796m	1.06	50m	inf
-40	2.97	1	1.162	86.26m	942.4m	1.162	1.425	50m	inf
-40	2.97	0.9	1.253	86.23m	1.034	1.253	1.516	50m	inf
-40	5	1.4	796.9m	86.58m	576.6m	797.1m	1.061	50m	inf
-40	5	1	1.163	86.31m	943.8m	1.163	1.426	50m	inf
-40	5	0.9	1.254	86.28m	1.035	1.254	1.517	50m	inf

Figure: Vds margin of M12

Biasing of the circuit

vds_margin7									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	269.9n	12.89n	235.2n	269.9n	306.4n	50n	inf
27	5.5	1	269.9n	12.89n	235.2n	269.9n	306.4n	50n	inf
27	5.5	0.9	269.9n	12.88n	235.2n	269.9n	306.4n	50n	inf
27	3.3	1.4	271.6n	12.83n	237.2n	271.6n	307.3n	50n	inf
27	3.3	1	271.5n	12.83n	237.2n	271.5n	307.3n	50n	inf
27	3.3	0.9	271.5n	12.82n	237.1n	271.5n	307.3n	50n	inf
27	2.97	1.4	271.1n	12.82n	236.7n	271n	306.8n	50n	inf
27	2.97	1	271n	12.82n	236.7n	271n	306.7n	50n	inf
27	2.97	0.9	271n	12.82n	236.6n	271n	306.7n	50n	inf
27	5	1.4	271.3n	12.87n	236.7n	271.3n	307.6n	50n	inf
27	5	1	271.3n	12.87n	236.7n	271.3n	307.6n	50n	inf
27	5	0.9	271.2n	12.87n	236.7n	271.2n	307.5n	50n	inf
150	5.5	1.4	171n	12.98n	136.5n	171n	207.1n	50n	inf
150	5.5	1	171n	12.98n	136.5n	171n	207.1n	50n	inf
150	5.5	0.9	171n	12.98n	136.5n	171n	207n	50n	inf
150	3.3	1.4	175.5n	12.89n	141.4n	175.5n	218.6n	50n	inf
150	3.3	1	175.4n	12.89n	141.3n	175.4n	218.5n	50n	inf
150	3.3	0.9	175.4n	12.89n	141.3n	175.4n	218.5n	50n	inf
150	2.97	1.4	175n	12.88n	140.9n	174.9n	218n	50n	inf
150	2.97	1	174.9n	12.88n	140.8n	174.9n	209.9n	50n	inf
150	2.97	0.9	174.9n	12.88n	140.8n	174.9n	209.9n	50n	inf
150	5	1.4	173.6n	12.96n	139.2n	173.6n	209.4n	50n	inf
150	5	1	173.5n	12.96n	139.1n	173.5n	209.3n	50n	inf
150	5	0.9	173.5n	12.96n	139.1n	173.5n	209.3n	50n	inf
-40	5.5	1.4	325.1n	12.83n	290.4n	325.1n	361.9n	50n	inf
-40	5.5	1	325.1n	12.83n	290.4n	325.1n	361.9n	50n	inf
-40	5.5	0.9	325n	12.82n	290.4n	325n	361.8n	50n	inf
-40	3.3	1.4	325.7n	12.79n	291.3n	325.7n	361.8n	50n	inf
-40	3.3	1	325.7n	12.79n	291.2n	325.6n	361.8n	50n	inf
-40	3.3	0.9	325.6n	12.78n	291.2n	325.6n	361.7n	50n	inf
-40	2.97	1.4	325.2n	12.78n	290.8n	325.2n	361.3n	50n	inf
-40	2.97	1	325.2n	12.78n	290.8n	325.1n	361.3n	50n	inf
-40	2.97	0.9	325.1n	12.78n	290.8n	325.1n	361.2n	50n	inf
-40	5	1.4	326n	12.82n	291.4n	326n	362.6n	50n	inf
-40	5	1	325.9n	12.82n	291.4n	325.9n	362.6n	50n	inf
-40	5	0.9	325.9n	12.81n	291.4n	325.9n	362.5n	50n	inf

Figure: Vds margin of M10

vds_margin8									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	268.6n	13.2n	233.2n	268.6n	305.7n	50n	inf
27	5.5	1	269.3n	13.2n	233.8n	269.3n	306.4n	50n	inf
27	5.5	0.9	269.4n	13.2n	234n	269.4n	306.5n	50n	inf
27	3.3	1.4	268.8n	13.14n	233.7n	268.8n	305.3n	50n	inf
27	3.3	1	270.3n	13.14n	235.1n	270.3n	306.7n	50n	inf
27	3.3	0.9	270.6n	13.14n	235.4n	270.6n	307n	50n	inf
27	2.97	1.4	267.5n	13.11n	232.4n	267.5n	303.9n	50n	inf
27	2.97	1	269.5n	13.14n	234.3n	269.5n	305.9n	50n	inf
27	2.97	0.9	269.8n	13.14n	234.7n	269.8n	306.2n	50n	inf
27	5	1.4	269.9n	13.19n	234.6n	269.9n	306.8n	50n	inf
27	5	1	270.6n	13.19n	235.3n	270.6n	307.5n	50n	inf
27	5	0.9	270.8n	13.19n	235.4n	270.8n	307.6n	50n	inf
150	5.5	1.4	169.4n	13.29n	134n	169.4n	206n	50n	inf
150	5.5	1	170.2n	13.29n	134.8n	170.2n	206.8n	50n	inf
150	5.5	0.9	170.4n	13.29n	135n	170.4n	207n	50n	inf
150	3.3	1.4	172.3n	13.19n	137.2n	172.3n	208n	50n	inf
150	3.3	1	174n	13.2n	138.9n	174n	209.7n	50n	inf
150	3.3	0.9	174.3n	13.2n	139.3n	174.3n	210n	50n	inf
150	2.97	1.4	171n	13.17n	136n	171n	206.7n	50n	inf
150	2.97	1	173.1n	13.19n	138.1n	173.1n	208.8n	50n	inf
150	2.97	0.9	173.6n	13.19n	138.5n	173.6n	209.2n	50n	inf
150	5	1.4	171.9n	13.27n	136.6n	171.9n	208.2n	50n	inf
150	5	1	172.7n	13.27n	137.4n	172.7n	209n	50n	inf
150	5	0.9	172.9n	13.27n	137.6n	172.9n	209.2n	50n	inf
-40	5.5	1.4	324n	13.14n	288.8n	324n	361.4n	50n	inf
-40	5.5	1	324.5n	13.14n	289.3n	324.5n	362n	50n	inf
-40	5	0.9	324.6n	13.14n	289.4n	324.7n	362n	50n	inf
-40	3.3	1.4	323.2n	13.09n	288.2n	323.2n	360.1n	50n	inf
-40	3.3	1	324.5n	13.1n	289.5n	324.5n	361.4n	50n	inf
-40	3.3	0.9	324.8n	13.1n	289.8n	324.8n	361.6n	50n	inf
-40	2.97	1.4	321.8n	13.06n	286.8n	321.8n	358.7n	50n	inf
-40	2.97	1	323.8n	13.09n	288.7n	323.8n	360.6n	50n	inf
-40	2.97	0.9	324.1n	13.09n	289.1n	324.1n	360.9n	50n	inf
-40	5	1.4	324.8n	13.13n	289.6n	324.8n	362.1n	50n	inf
-40	5	1	325.4n	13.13n	290.2n	325.4n	362.6n	50n	inf
-40	5	0.9	325.5n	13.13n	290.3n	325.5n	362.7n	50n	inf

Figure: Vds margin of M11

Biasing of the circuit

vds_margin6									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1	243.3m	18.2n	196.9n	243.3n	300.6n	50n	inf
27	5.5	1	242.9n	18.19n	196.6n	242.9n	300.3n	50n	inf
27	5.5	0.9	242.8n	18.19n	196.5n	242.8n	300.2n	50n	inf
27	3.3	1.4	237.2n	18.17n	191.1n	237.3n	294.5n	50n	inf
27	3.3	1	236.9n	18.17n	190.8n	236.9n	294.2n	50n	inf
27	3.3	0.9	236.8n	18.17n	190.7n	236.9n	294.2n	50n	inf
27	2.97	1.4	236.9n	18.17n	190.8n	237n	294.2n	50n	inf
27	2.97	1	236.6n	18.17n	190.5n	236.6n	293.9n	50n	inf
27	2.97	0.9	236.5n	18.17n	190.4n	236.6n	293.9n	50n	inf
27	5	1.4	240.7n	18.19n	194.4n	240.7n	298n	50n	inf
27	5	1	240.4n	18.18n	194.1n	240.4n	297.7n	50n	inf
27	5	0.9	240.3n	18.18n	194n	240.3n	297.6n	50n	inf
150	5.5	1.4	162.4n	17.65n	116.8n	162.4n	217.7n	50n	inf
150	5.5	1	162n	17.65n	116.4n	162n	217.4n	50n	inf
150	5.5	0.9	161.9n	17.64n	116.3n	161.9n	217.2n	50n	inf
150	3.3	1.4	154.5n	17.61n	109.2n	154.5n	209.8n	50n	inf
150	3.3	1	154.2n	17.61n	108.9n	154.2n	209.4n	50n	inf
150	3.3	0.9	154.1n	17.61n	108.8n	154.1n	209.3n	50n	inf
150	2.97	1.4	154.2n	17.61n	108.9n	154.2n	209.4n	50n	inf
150	2.97	1	153.8n	17.61n	108.5n	153.8n	209.1n	50n	inf
150	2.97	0.9	153.7n	17.61n	108.4n	153.8n	209n	50n	inf
150	5	1.4	159.1n	17.63n	113.6n	159.1n	214.4n	50n	inf
150	5	1	158.7n	17.63n	113.2n	158.8n	214.1n	50n	inf
150	5	0.9	158.6n	17.63n	113.1n	158.6n	214n	50n	inf
-40	5.5	1.4	287.6n	18.81n	240.5n	287.6n	345.8n	50n	inf
-40	5.5	1	287.3n	18.81n	240.2n	287.3n	345.5n	50n	inf
-40	5.5	0.9	287.2n	18.81n	240.1n	287.2n	345.4n	50n	inf
-40	3.3	1.4	282.6n	18.8n	235.7n	282.6n	341.7n	50n	inf
-40	3.3	1	282.3n	18.8n	235.4n	282.3n	341.4n	50n	inf
-40	3.3	0.9	282.2n	18.8n	235.3n	282.2n	341.4n	50n	inf
-40	2.97	1.4	282.3n	18.8n	235.4n	282.4n	341.4n	50n	inf
-40	2.97	1	282n	18.79n	235.1n	282n	341.1n	50n	inf
-40	2.97	0.9	281.9n	18.8n	235n	282n	341.1n	50n	inf
-40	5	1.4	285.4n	18.8n	238.4n	285.4n	344.6n	50n	inf
-40	5	1	285.1n	18.8n	238n	285.1n	344.3n	50n	inf
-40	5	0.9	285n	18.81n	238n	285.1n	344.2n	50n	inf

Figure: Vds margin of M1

vds_margin5									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	242.5n	16.39n	200.2n	242.5n	291.3n	50n	inf
27	5.5	1	242.5n	16.39n	200.2n	242.5n	291.3n	50n	inf
27	5.5	0.9	242.5n	16.4n	200.2n	242.5n	291.4n	50n	inf
27	3.3	1.4	236.5n	16.35n	194.3n	236.5n	285.2n	50n	inf
27	3.3	1	236.5n	16.35n	194.3n	236.5n	285.2n	50n	inf
27	3.3	0.9	236.5n	16.36n	194.3n	236.5n	285.2n	50n	inf
27	2.97	1.4	236.2n	16.35n	194n	236.2n	284.9n	50n	inf
27	2.97	1	236.2n	16.35n	194n	236.2n	284.9n	50n	inf
27	2.97	0.9	236.2n	16.35n	194n	236.2n	284.9n	50n	inf
27	5	1.4	239.9n	16.38n	197.6n	239.9n	288.7n	50n	inf
27	5	1	239.9n	16.38n	197.6n	239.9n	288.7n	50n	inf
27	5	0.9	239.9n	16.38n	197.6n	240n	288.7n	50n	inf
150	5.5	1.4	161.5n	16.45n	119.3n	161.5n	210.5n	50n	inf
150	5.5	1	161.5n	16.45n	119.3n	161.5n	210.5n	50n	inf
150	5.5	0.9	161.5n	16.45n	119.3n	161.5n	210.6n	50n	inf
150	3.3	1.4	153.6n	16.39n	111.6n	153.6n	202.5n	50n	inf
150	3.3	1	153.6n	16.39n	111.6n	153.6n	202.5n	50n	inf
150	3.3	0.9	153.6n	16.4n	111.6n	153.6n	202.6n	50n	inf
150	2.97	1.4	153.2n	16.39n	111.3n	153.3n	202.2n	50n	inf
150	2.97	1	153.3n	16.39n	111.3n	153.3n	202.2n	50n	inf
150	2.97	0.9	153.3n	16.39n	111.3n	153.3n	202.2n	50n	inf
150	5	1.4	158.2n	16.42n	116.1n	158.2n	207.2n	50n	inf
150	5	1	158.2n	16.42n	116.1n	158.2n	207.2n	50n	inf
150	5	0.9	158.2n	16.43n	116.1n	158.2n	207.2n	50n	inf
-40	5.5	1.4	286.9n	16.37n	244.4n	286.9n	335.6n	50n	inf
-40	5.5	1	286.9n	16.37n	244.4n	286.9n	335.6n	50n	inf
-40	5.5	0.9	286.9n	16.38n	244.4n	286.9n	335.6n	50n	inf
-40	3.3	1.4	281.9n	16.34n	239.5n	281.9n	330.5n	50n	inf
-40	3.3	1	281.9n	16.34n	239.5n	281.9n	330.5n	50n	inf
-40	3.3	0.9	281.9n	16.35n	239.5n	281.9n	330.5n	50n	inf
-40	2.97	1.4	281.6n	16.34n	239.2n	281.6n	330.2n	50n	inf
-40	2.97	1	281.6n	16.34n	239.2n	281.6n	330.2n	50n	inf
-40	2.97	0.9	281.6n	16.35n	239.2n	281.6n	330.3n	50n	inf
-40	5	1.4	284.7n	16.36n	242.2n	284.7n	333.4n	50n	inf
-40	5	1	284.7n	16.36n	242.2n	284.7n	333.4n	50n	inf
-40	5	0.9	284.7n	16.37n	242.2n	284.7n	333.4n	50n	inf

Figure: Vds margin of M0

Biasing of the circuit

vgs	margin2	temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	95.90m	3.837m	84.42m	95.96m	187.8m	50m	inf		
27	5.5	1	95.75m	3.891m	84.11m	95.72m	187.7m	50m	inf		
27	5.5	0.9	95.81m	3.899m	84.1m	95.79m	187.8m	50m	inf		
27	3.3	1.4	96m	3.767m	85.48m	95.96m	187.3m	50m	inf		
27	3.3	1	95.76m	3.765m	85.17m	95.73m	187.1m	50m	inf		
27	3.3	0.9	95.81m	3.772m	85.16m	95.79m	187.3m	50m	inf		
27	2.97	1.4	96m	3.701m	85.53m	95.96m	187.3m	50m	inf		
27	2.97	1	95.76m	3.759m	85.22m	95.73m	187.1m	50m	inf		
27	2.97	0.9	95.81m	3.767m	85.21m	95.79m	187.2m	50m	inf		
27	5	1.4	96m	3.778m	84.88m	95.96m	187.6m	50m	inf		
27	5	1	95.75m	3.834m	84.57m	95.73m	187.4m	50m	inf		
27	5	0.9	95.81m	3.841m	84.56m	95.79m	187.6m	50m	inf		
150	5.5	1.4	130.3m	4.461m	117.3m	130.2m	144.2m	50m	inf		
150	5.5	1	130.3m	4.558m	117.4m	130.3m	144.2m	50m	inf		
150	5.5	0.9	130.5m	4.576m	117.5m	130.5m	144.5m	50m	inf		
150	3.3	1.4	130.3m	4.334m	118.4m	130.2m	143.6m	50m	inf		
150	3.3	1	130.3m	4.437m	118.1m	130.3m	143.6m	50m	inf		
150	3.3	0.9	130.5m	4.456m	118.2m	130.5m	143.8m	50m	inf		
150	2.97	1.4	130.3m	4.33m	118.5m	130.2m	143.5m	50m	inf		
150	2.97	1	130.3m	4.433m	118.1m	130.3m	143.6m	50m	inf		
150	2.97	0.9	130.5m	4.451m	118.1m	130.5m	143.8m	50m	inf		
150	5	1.4	130.3m	4.404m	117.8m	130.2m	143.9m	50m	inf		
150	5	1	130.3m	4.504m	117.9m	130.3m	144m	50m	inf		
150	5	0.9	130.5m	4.522m	118m	130.5m	144.2m	50m	inf		
-40	5.5	1.4	78.63m	3.498m	67.9m	78.61m	89.2m	50m	inf		
-40	5.5	1	78.1m	3.532m	67.26m	78.09m	88.78m	50m	inf		
-40	5.5	0.9	78.05m	3.534m	67.11m	78.05m	88.8m	50m	inf		
-40	3.3	1.4	78.64m	3.365m	68.92m	78.61m	88.71m	50m	inf		
-40	3.3	1	78.11m	3.402m	68.28m	78.09m	88.3m	50m	inf		
-40	3.3	0.9	78.06m	3.404m	68.13m	78.05m	88.31m	50m	inf		
-40	2.97	1.4	78.64m	3.359m	68.97m	78.1m	88.69m	50m	inf		
-40	2.97	1	78.11m	3.396m	68.33m	78.09m	88.28m	50m	inf		
-40	2.97	0.9	78.06m	3.397m	68.18m	78.05m	88.29m	50m	inf		
-40	5	1.4	78.64m	3.437m	68.35m	78.61m	88.98m	50m	inf		
-40	5	1	78.11m	3.473m	67.71m	78.09m	88.57m	50m	inf		
-40	5	0.9	78.05m	3.475m	67.56m	78.05m	88.58m	50m	inf		

Figure: Vgs margin of M12

vgs	margin1	temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	96m	3.999m	83.05m	95.90m	188.4m	50m	inf		
27	5.5	1	95.74m	4.061m	82.52m	95.73m	188.2m	50m	inf		
27	5.5	0.9	95.8m	4.07m	82.54m	95.8m	188.3m	50m	inf		
27	3.3	1.4	96.01m	3.851m	83.26m	95.98m	187.5m	50m	inf		
27	3.3	1	95.75m	3.915m	82.72m	95.74m	187.3m	50m	inf		
27	3.3	0.9	95.81m	3.924m	82.74m	95.8m	187.4m	50m	inf		
27	2.97	1.4	96.01m	3.844m	83.27m	95.99m	187.4m	50m	inf		
27	2.97	1	95.75m	3.908m	82.73m	95.74m	187.3m	50m	inf		
27	2.97	0.9	95.81m	3.917m	82.75m	95.8m	187.4m	50m	inf		
27	5	1.4	96m	3.932m	83.14m	95.98m	188m	50m	inf		
27	5	1	95.75m	3.995m	82.61m	95.73m	187.8m	50m	inf		
27	5	0.9	95.8m	4.004m	82.63m	95.8m	187.9m	50m	inf		
150	5.5	1.4	130.3m	4.65m	115.3m	130.3m	143.9m	50m	inf		
150	5.5	1	130.3m	4.755m	114.8m	130.3m	143.8m	50m	inf		
150	5.5	0.9	130.5m	4.774m	114.8m	130.5m	144m	50m	inf		
150	3.3	1.4	130.3m	4.496m	115.6m	130.3m	142.9m	50m	inf		
150	3.3	1	130.3m	4.604m	115m	130.3m	142.8m	50m	inf		
150	3.3	0.9	130.5m	4.624m	115.1m	130.5m	143m	50m	inf		
150	2.97	1.4	130.3m	4.491m	115.6m	130.3m	142.8m	50m	inf		
150	2.97	1	130.4m	4.599m	115m	130.3m	142.8m	50m	inf		
150	2.97	0.9	130.5m	4.618m	115.1m	130.5m	143m	50m	inf		
150	5	1.4	130.3m	4.582m	115.4m	130.3m	143.5m	50m	inf		
150	5	1	130.3m	4.688m	114.9m	130.3m	143.4m	50m	inf		
150	5	0.9	130.5m	4.708m	115m	130.5m	143.6m	50m	inf		
-40	5.5	1.4	78.63m	3.642m	66.98m	78.62m	89.24m	50m	inf		
-40	5.5	1	78.09m	3.683m	66.27m	78.09m	89.06m	50m	inf		
-40	5.5	0.9	78.04m	3.686m	66.21m	78.05m	89.08m	50m	inf		
-40	3.3	1.4	78.64m	3.496m	67.15m	78.63m	89.44m	50m	inf		
-40	3.3	1	78.1m	3.538m	66.45m	78.1m	89.05m	50m	inf		
-40	3.3	0.9	78.05m	3.541m	66.39m	78.05m	89.07m	50m	inf		
-40	2.97	1.4	78.64m	3.489m	67.16m	78.63m	89.4m	50m	inf		
-40	2.97	1	78.1m	3.531m	66.46m	78.1m	89m	50m	inf		
-40	2.97	0.9	78.05m	3.534m	66.39m	78.05m	89.03m	50m	inf		
-40	5	1.4	78.63m	3.576m	67.05m	78.62m	89.88m	50m	inf		
-40	5	1	78.1m	3.617m	66.35m	78.09m	89.5m	50m	inf		
-40	5	0.9	78.04m	3.621m	66.29m	78.05m	89.52m	50m	inf		

Figure: Vgs margin of M13

Biasing of the circuit

vgs_margin4									
temp	vdd	vln	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	5.5	1	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	5.5	0.9	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	3.3	1.4	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	3.3	1	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	3.3	0.9	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	2.97	1.4	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	2.97	1	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	2.97	0.9	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	5	1.4	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	5	1	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
27	5	0.9	73.87n	2.995m	63.8n	73.84n	81.51n	50n	inf
150	5.5	1.4	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	5.5	1	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	5.5	0.9	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	3.3	1.4	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	3.3	1	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	3.3	0.9	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	2.97	1.4	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	2.97	1	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	2.97	0.9	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	5	1.4	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	5	1	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
150	5	0.9	104.6n	3.64n	92.73n	104.5n	113.4n	50n	inf
-40	5.5	1.4	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	5.5	1	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	5.5	0.9	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	3.3	1.4	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	3.3	1	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	3.3	0.9	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	2.97	1.4	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	2.97	1	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	2.97	0.9	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	5	1.4	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	5	1	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf
-40	5	0.9	58.64n	2.65n	49.58n	58.62n	65.59n	50n	inf

Figure: Vgs margin of M2

vgs_margin8									
temp	vdd	vln	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	11.83	471n	10.45	11.83	13.02	50n	inf
27	5.5	1	11.62	470.5n	10.25	11.62	12.81	50n	inf
27	5.5	0.9	11.56	470.3n	10.19	11.56	12.75	50n	inf
27	3.3	1.4	11.84	470.9n	10.46	11.84	13.03	50n	inf
27	3.3	1	11.64	470.4n	10.26	11.64	12.83	50n	inf
27	3.3	0.9	11.58	470.3n	10.2	11.58	12.77	50n	inf
27	2.97	1.4	11.84	470.9n	10.46	11.84	13.03	50n	inf
27	2.97	1	11.64	470.4n	10.26	11.64	12.83	50n	inf
27	2.97	0.9	11.58	470.3n	10.2	11.58	12.77	50n	inf
27	5	1.4	11.83	471n	10.45	11.83	13.02	50n	inf
27	5	1	11.63	470.5n	10.25	11.63	12.82	50n	inf
27	5	0.9	11.57	470.3n	10.19	11.57	12.76	50n	inf
150	5.5	1.4	9.377	472.1n	7.999	9.377	10.57	50n	inf
150	5.5	1	9.12	471.4n	7.744	9.12	10.31	50n	inf
150	5.5	0.9	9.046	471.2n	7.67	9.045	10.24	50n	inf
150	3.3	1.4	9.39	472n	8.012	9.39	10.59	50n	inf
150	3.3	1	9.136	471.4n	7.759	9.136	10.33	50n	inf
150	3.3	0.9	9.062	471.2n	7.686	9.062	10.26	50n	inf
150	2.97	1.4	9.391	472n	8.013	9.391	10.59	50n	inf
150	2.97	1	9.137	471.4n	7.761	9.137	10.33	50n	inf
150	2.97	0.9	9.063	471.2n	7.687	9.063	10.26	50n	inf
150	5	1.4	9.381	472.1n	8.003	9.381	10.58	50n	inf
150	5	1	9.126	471.4n	7.749	9.126	10.32	50n	inf
150	5	0.9	9.051	471.2n	7.675	9.051	10.25	50n	inf
-40	5.5	1.4	13.22	470.4n	11.84	13.22	14.41	50n	inf
-40	5.5	1	13.05	470n	11.67	13.05	14.23	50n	inf
-40	5.5	0.9	13	469.9n	11.62	13	14.18	50n	inf
-40	3.3	1.4	13.23	470.4n	11.86	13.23	14.42	50n	inf
-40	3.3	1	13.06	470n	11.69	13.06	14.25	50n	inf
-40	3.3	0.9	13.01	469.8n	11.64	13.01	14.2	50n	inf
-40	2.97	1.4	13.23	470.4n	11.86	13.23	14.42	50n	inf
-40	2.97	1	13.06	470n	11.69	13.06	14.25	50n	inf
-40	2.97	0.9	13.01	469.8n	11.64	13.01	14.2	50n	inf
-40	5	1.4	13.22	470.4n	11.85	13.22	14.41	50n	inf
-40	5	1	13.05	470n	11.68	13.05	14.24	50n	inf
-40	5	0.9	13	469.9n	11.63	13	14.19	50n	inf

Figure: Vgs margin of M17<0:8>

Biasing of the circuit

vgs margin5									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	214.2n	6.653n	195.3n	214.1n	228.7n	50n	inf
27	5.5	1	214.2n	6.652n	195.3n	214.2n	228.8n	50n	inf
27	5.5	0.9	214.3n	6.656n	195.3n	214.2n	228.8n	50n	inf
27	3.3	1.4	179.8n	6.596n	162.6n	179.8n	194.9n	50n	inf
27	3.3	1	179.9n	6.595n	162.7n	179.8n	195n	50n	inf
27	3.3	0.9	179.9n	6.598n	162.7n	179.9n	195n	50n	inf
27	2.97	1.4	178.2n	6.611n	166.9n	178.2n	193.4n	50n	inf
27	2.97	1	178.2n	6.609n	166.9n	178.2n	193.4n	50n	inf
27	2.97	0.9	178.3n	6.613n	161n	178.3n	193.4n	50n	inf
27	5	1.4	199.2n	6.559n	181n	199.1n	213.6n	50n	inf
27	5	1	199.2n	6.558n	181n	199.2n	213.6n	50n	inf
27	5	0.9	199.3n	6.562n	181.1n	199.2n	213.6n	50n	inf
150	5.5	1.4	298.4n	7.522n	268.8n	298.3n	307.2n	50n	inf
150	5.5	1	298.5n	7.521n	268.8n	298.4n	307.2n	50n	inf
150	5.5	0.9	298.5n	7.524n	268.8n	298.4n	307.2n	50n	inf
150	3.3	1.4	239.5n	7.296n	220n	239.4n	256.2n	50n	inf
150	3.3	1	239.6n	7.294n	220n	239.5n	256.2n	50n	inf
150	3.3	0.9	239.6n	7.297n	220.1n	239.5n	256.2n	50n	inf
150	2.97	1.4	237.4n	7.314n	217.8n	237.4n	254.2n	50n	inf
150	2.97	1	237.5n	7.313n	217.9n	237.4n	254.2n	50n	inf
150	2.97	0.9	237.5n	7.316n	217.9n	237.5n	254.2n	50n	inf
150	5	1.4	268.7n	7.329n	248.2n	268.6n	284.7n	50n	inf
150	5	1	268.8n	7.327n	248.3n	268.7n	284.8n	50n	inf
150	5	0.9	268.8n	7.33n	248.3n	268.7n	284.8n	50n	inf
-40	5.5	1.4	173.5n	6.268n	155.9n	173.5n	187n	50n	inf
-40	5.5	1	173.6n	6.267n	156n	173.5n	187.1n	50n	inf
-40	5.5	0.9	173.6n	6.271n	156n	173.5n	187.1n	50n	inf
-40	3.3	1.4	147n	6.264n	130.6n	147n	161.2n	50n	inf
-40	3.3	1	147.1n	6.263n	130.7n	147n	161.3n	50n	inf
-40	3.3	0.9	147.1n	6.265n	130.7n	147.1n	161.3n	50n	inf
-40	2.97	1.4	145.6n	6.276n	129.2n	145.6n	159.9n	50n	inf
-40	2.97	1	145.7n	6.275n	129.2n	145.7n	159.9n	50n	inf
-40	2.97	0.9	145.7n	6.278n	129.2n	145.7n	159.9n	50n	inf
-40	5	1.4	161.8n	6.211n	144.8n	161.8n	175.5n	50n	inf
-40	5	1	161.9n	6.211n	144.9n	161.8n	175.5n	50n	inf
-40	5	0.9	161.9n	6.214n	144.9n	161.9n	175.5n	50n	inf

Figure: Vgs margin of M0

vgs margin6									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	214.2n	6.29n	196n	214.1n	230.2n	50n	inf
27	5.5	1	214.2n	6.29n	196n	214.2n	230.3n	50n	inf
27	5.5	0.9	214.3n	6.294n	196n	214.2n	230.4n	50n	inf
27	3.3	1.4	179.8n	6.194n	161.6n	179.8n	194.3n	50n	inf
27	3.3	1	179.9n	6.193n	161.7n	179.8n	194.4n	50n	inf
27	3.3	0.9	179.9n	6.197n	161.7n	179.9n	194.4n	50n	inf
27	2.97	1.4	178.2n	6.21n	159.9n	178.2n	192.8n	50n	inf
27	2.97	1	178.2n	6.209n	160n	178.2n	192.8n	50n	inf
27	2.97	0.9	178.3n	6.213n	160n	178.3n	192.8n	50n	inf
27	5	1.4	199.2n	6.179n	181.1n	199.1n	214.4n	50n	inf
27	5	1	199.2n	6.178n	181.2n	199.2n	214.5n	50n	inf
27	5	0.9	199.3n	6.182n	181.2n	199.2n	214.6n	50n	inf
150	5.5	1.4	298.4n	7.214n	269.4n	298.3n	308.8n	50n	inf
150	5.5	1	298.5n	7.213n	269.4n	298.4n	308.9n	50n	inf
150	5.5	0.9	298.5n	7.216n	269.5n	298.4n	309n	50n	inf
150	3.3	1.4	239.5n	6.935n	218.8n	239.4n	255.6n	50n	inf
150	3.3	1	239.6n	6.934n	218.9n	239.5n	255.6n	50n	inf
150	3.3	0.9	239.6n	6.937n	218.9n	239.5n	255.7n	50n	inf
150	2.97	1.4	237.4n	6.955n	216.7n	237.4n	253.6n	50n	inf
150	2.97	1	237.5n	6.953n	216.8n	237.4n	253.6n	50n	inf
150	2.97	0.9	237.5n	6.957n	216.8n	237.5n	253.7n	50n	inf
150	5	1.4	268.7n	7n	248n	268.6n	286n	50n	inf
150	5	1	268.8n	6.999n	248.1n	268.7n	286.1n	50n	inf
150	5	0.9	268.8n	7.062n	248.1n	268.7n	286.2n	50n	inf
-40	5.5	1.4	173.5n	5.873n	156.8n	173.5n	188.5n	50n	inf
-40	5.5	1	173.6n	5.873n	156.8n	173.5n	188.5n	50n	inf
-40	5.5	0.9	173.6n	5.877n	156.9n	173.5n	188.7n	50n	inf
-40	3.3	1.4	147n	5.837n	130.2n	147n	160.6n	50n	inf
-40	3.3	1	147.1n	5.836n	130.3n	147n	160.6n	50n	inf
-40	3.3	0.9	147.1n	5.84n	130.3n	147.1n	160.8n	50n	inf
-40	2.97	1.4	145.6n	5.851n	128.8n	145.6n	159.3n	50n	inf
-40	2.97	1	145.7n	5.85n	128.8n	145.7n	159.3n	50n	inf
-40	2.97	0.9	145.7n	5.853n	128.8n	145.7n	159.4n	50n	inf
-40	5	1.4	161.8n	5.802n	145.2n	161.8n	176.2n	50n	inf
-40	5	1	161.9n	5.801n	145.3n	161.8n	176.2n	50n	inf
-40	5	0.9	161.9n	5.806n	145.3n	161.9n	176.4n	50n	inf

Figure: Vgs margin of M1

Biasing of the circuit


vgs_margin7										
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul	
27	5.5	1.4	86.29n	3.309n	76.87n	86.29n	95.34n	50n	inf	
27	5.5	1	86.29n	3.309n	76.87n	86.29n	95.34n	50n	inf	
27	5.5	0.9	86.29n	3.309n	76.87n	86.29n	95.34n	50n	inf	
27	3.3	1.4	72.59n	3.294n	62.63n	72.6n	81.42n	50n	inf	
27	3.3	1	72.59n	3.294n	62.63n	72.6n	81.42n	50n	inf	
27	3.3	0.9	72.59n	3.294n	62.63n	72.6n	81.42n	50n	inf	
27	2.97	1.4	71.96n	3.296n	61.98n	71.96n	80.83n	50n	inf	
27	2.97	1	71.96n	3.296n	61.98n	71.96n	80.83n	50n	inf	
27	2.97	0.9	71.96n	3.296n	61.98n	71.96n	80.83n	50n	inf	
27	5	1.4	80.23n	3.279n	70.67n	80.23n	89.12n	50n	inf	
27	5	1	80.23n	3.279n	70.67n	80.23n	89.12n	50n	inf	
27	5	0.9	80.23n	3.279n	70.67n	80.23n	89.12n	50n	inf	
150	5.5	1.4	103.9n	3.509n	94.19n	103.9n	113.7n	50n	inf	
150	5.5	1	103.9n	3.509n	94.19n	103.9n	113.7n	50n	inf	
150	5.5	0.9	103.9n	3.509n	94.19n	103.9n	113.7n	50n	inf	
150	3.3	1.4	85.34n	3.40n	74.83n	85.34n	94.88n	50n	inf	
150	3.3	1	85.34n	3.40n	74.83n	85.34n	94.88n	50n	inf	
150	3.3	0.9	85.34n	3.40n	74.83n	85.34n	94.88n	50n	inf	
150	2.97	1.4	84.61n	3.405n	74.06n	84.61n	94.10n	50n	inf	
150	2.97	1	84.61n	3.405n	74.06n	84.61n	94.10n	50n	inf	
150	2.97	0.9	84.61n	3.405n	74.06n	84.61n	94.10n	50n	inf	
150	5	1.4	95.89n	3.469n	85.96n	95.89n	105.5n	50n	inf	
150	5	1	95.89n	3.469n	85.96n	95.89n	105.5n	50n	inf	
150	5	0.9	95.89n	3.469n	85.96n	95.89n	105.5n	50n	inf	
-40	5.5	1.4	76.62n	3.18n	67.57n	76.62n	85.2n	50n	inf	
-40	5.5	1	76.62n	3.18n	67.57n	76.62n	85.2n	50n	inf	
-40	5.5	0.9	76.62n	3.18n	67.57n	76.62n	85.2n	50n	inf	
-40	3.3	1.4	65.57n	3.166n	56.1n	65.58n	73.97n	50n	inf	
-40	3.3	1	65.57n	3.166n	56.1n	65.58n	73.97n	50n	inf	
-40	3.3	0.9	65.57n	3.166n	56.1n	65.58n	73.97n	50n	inf	
-40	2.97	1.4	65.01n	3.167n	55.53n	65.02n	73.44n	50n	inf	
-40	2.97	1	65.01n	3.167n	55.53n	65.02n	73.44n	50n	inf	
-40	2.97	0.9	65.01n	3.167n	55.53n	65.02n	73.44n	50n	inf	
-40	5	1.4	71.69n	3.155n	62.53n	71.69n	80.13n	50n	inf	
-40	5	1	71.69n	3.155n	62.53n	71.69n	80.13n	50n	inf	
-40	5	0.9	71.69n	3.155n	62.53n	71.69n	80.13n	50n	inf	

Figure: Vgs margin of M10

vgs_margin8										
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul	
27	5.5	1.4	86.29n	3.225n	78.25n	86.29n	95.11n	50n	inf	
27	5.5	1	86.29n	3.225n	78.25n	86.29n	95.11n	50n	inf	
27	5.5	0.9	86.29n	3.225n	78.25n	86.29n	95.11n	50n	inf	
27	3.3	1.4	72.59n	3.208n	64.01n	72.6n	81.19n	50n	inf	
27	3.3	1	72.59n	3.208n	64.01n	72.6n	81.19n	50n	inf	
27	3.3	0.9	72.59n	3.208n	64.01n	72.6n	81.19n	50n	inf	
27	2.97	1.4	71.96n	3.21n	63.36n	71.96n	80.6n	50n	inf	
27	2.97	1	71.96n	3.21n	63.36n	71.96n	80.6n	50n	inf	
27	2.97	0.9	71.96n	3.21n	63.36n	71.96n	80.6n	50n	inf	
27	5	1.4	80.23n	3.194n	72.05n	80.23n	88.89n	50n	inf	
27	5	1	80.23n	3.194n	72.05n	80.23n	88.89n	50n	inf	
27	5	0.9	80.23n	3.194n	72.05n	80.23n	88.89n	50n	inf	
150	5.5	1.4	103.9n	3.428n	95.53n	103.9n	113.5n	50n	inf	
150	5.5	1	103.9n	3.428n	95.53n	103.9n	113.5n	50n	inf	
150	5.5	0.9	103.9n	3.428n	95.53n	103.9n	113.5n	50n	inf	
150	3.3	1.4	85.34n	3.407n	76.17n	85.34n	94.74n	50n	inf	
150	3.3	1	85.34n	3.407n	76.17n	85.34n	94.74n	50n	inf	
150	3.3	0.9	85.34n	3.407n	76.17n	85.34n	94.74n	50n	inf	
150	2.97	1.4	84.61n	3.413n	75.4n	84.61n	94.03n	50n	inf	
150	2.97	1	84.61n	3.413n	75.4n	84.61n	94.03n	50n	inf	
150	2.97	0.9	84.61n	3.413n	75.4n	84.61n	94.03n	50n	inf	
150	5	1.4	95.89n	3.387n	87.3n	95.89n	105.3n	50n	inf	
150	5	1	95.89n	3.387n	87.3n	95.89n	105.3n	50n	inf	
150	5	0.9	95.89n	3.387n	87.3n	95.89n	105.3n	50n	inf	
-40	5.5	1.4	76.62n	3.098n	68.96n	76.62n	84.96n	50n	inf	
-40	5.5	1	76.62n	3.098n	68.96n	76.62n	84.96n	50n	inf	
-40	5.5	0.9	76.62n	3.098n	68.96n	76.62n	84.96n	50n	inf	
-40	3.3	1.4	65.57n	3.082n	57.49n	65.58n	73.73n	50n	inf	
-40	3.3	1	65.57n	3.082n	57.49n	65.58n	73.73n	50n	inf	
-40	3.3	0.9	65.57n	3.082n	57.49n	65.58n	73.73n	50n	inf	
-40	2.97	1.4	65.01n	3.084n	56.92n	65.02n	73.21n	50n	inf	
-40	2.97	1	65.01n	3.084n	56.92n	65.02n	73.21n	50n	inf	
-40	2.97	0.9	65.01n	3.084n	56.92n	65.02n	73.21n	50n	inf	
-40	5	1.4	71.69n	3.073n	63.92n	71.69n	79.9n	50n	inf	
-40	5	1	71.69n	3.073n	63.92n	71.69n	79.9n	50n	inf	
-40	5	0.9	71.69n	3.073n	63.92n	71.69n	79.9n	50n	inf	

Figure: Vgs margin of M11

Gain of the circuit



A set of small navigation icons typically found in Beamer presentations, including symbols for back, forward, search, and other slide controls.

Test bench for CMRR and PSRR




Figure: Testbench for CMRR




Figure: Testbench for PSRR

CM gain and CMRR

CMgain										
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul	
150	5.5	1.4	65.11	14.2	12.49	56.59	121.3	50	inf	
150	5.5	1	63.94	12.15	8.289	57.1	93.58	50	inf	
150	5.5	0.9	59.44	12.24	9.387	55.64	95.45	50	inf	
150	3.3	1.4	65.77	12.97	34.9	54.7	110.1	50	inf	
150	3.3	1	64.11	10.46	30.38	55.57	94.69	50	inf	
150	3.3	0.9	59.67	10.95	24.64	54.52	97.78	50	inf	
150	2.97	1.4	65.79	12.92	35.91	55.36	108.3	50	inf	
150	2.97	1	64.15	10.44	31.59	56.2	95.36	50	inf	
150	2.97	0.9	59.69	10.89	25.97	55	98.42	50	inf	
27	5.5	1.4	68.64	13.03	17.91	49.9	103.3	50	inf	
27	5.5	1	58.18	11.38	68.1m	50.97	93.63	50	inf	
27	5.5	0.9	54.36	11.73	7.107	50.35	112.9	50	inf	
27	3.3	1.4	68.82	12.51	35.04	49.84	103.1	50	inf	
27	3.3	1	58.19	10.5	25.36	50.22	96.21	50	inf	
27	3.3	0.9	53.95	11.01	18.76	49.6	96.61	50	inf	
27	2.97	1.4	68.82	12.48	36.33	49.76	103.5	50	inf	
27	2.97	1	58.2	10.48	27.01	50.94	97.56	50	inf	
27	2.97	0.9	53.94	10.95	20.37	50.17	95.83	50	inf	
-40	5.5	1.4	65.26	11.64	21.3	47.01	99.98	50	inf	
-40	5.5	1	57.03	10.89	19.99	48.21	92.06	50	inf	
-40	5.5	0.9	52.26	11.63	17.83	47.59	100.8	50	inf	
-40	3.3	1.4	65.11	11.6	33.49	46.68	100	50	inf	
-40	3.3	1	56.79	10.86	25.15	47.95	96.42	50	inf	
-40	3.3	0.9	51.5	11.23	16.99	47.16	96.23	50	inf	
-40	2.97	1.4	65.12	11.59	34.6	47.48	100.8	50	inf	
-40	2.97	1	56.8	10.83	26.55	48.74	91.94	50	inf	
-40	2.97	0.9	51.49	11.17	17.64	47.76	85.85	50	inf	

Figure: CM gain at different conditions(absolute)

CMRR										
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul	
150	5.5	1.4	151.9	16.23	88.51	143.1	201.4	80	inf	
150	5.5	1	148	13.65	91.87	142.8	187.8	80	inf	
150	5.5	0.9	142.9	13.48	86.37	140.7	193.8	80	inf	
150	3.3	1.4	148.4	15.12	85.9	137.8	181.6	80	inf	
150	3.3	1	146.9	12.81	108.8	140.2	193.4	80	inf	
150	3.3	0.9	142.3	12.1	94.5	139.3	175	80	inf	
150	2.97	1.4	146.6	14.69	84.59	136.4	179.2	80	inf	
150	2.97	1	145.7	12.45	108.5	139.5	191.8	80	inf	
150	2.97	0.9	141.2	11.75	94.33	138.6	173.2	80	inf	
27	5.5	1.4	160.9	15.39	96.92	143.9	196.5	80	inf	
27	5.5	1	151	15.1	82.91	144.5	196.8	80	inf	
27	5.5	0.9	146.2	14.98	71.56	143.5	201.6	80	inf	
27	3.3	1.4	157.8	12.23	127.3	139.2	189.4	80	inf	
27	3.3	1	150	12.26	106.6	142.1	193	80	inf	
27	3.3	0.9	145.4	12	101.8	141.7	192	80	inf	
27	2.97	1.4	155.4	12.13	124.4	137.5	186.4	80	inf	
27	2.97	1	148.7	12.11	113.2	141.4	191.1	80	inf	
27	2.97	0.9	144.2	11.84	109.4	141	189.9	80	inf	
-40	5.5	1.4	162.2	15.42	85.79	144.9	205.3	80	inf	
-40	5.5	1	154.1	14.29	85.08	145.8	202.3	80	inf	
-40	5.5	0.9	148.6	14.5	84.29	144.9	210.1	80	inf	
-40	3.3	1.4	158.5	13	118.8	146.3	191.8	80	inf	
-40	3.3	1	152.5	13.16	105.8	143.5	215.9	80	inf	
-40	3.3	0.9	146.9	12.89	95.96	143	193.9	80	inf	
-40	2.97	1.4	155.5	12.89	121.4	138	190.2	80	inf	
-40	2.97	1	151.1	12.91	113.3	142.7	215.1	80	inf	
-40	2.97	0.9	145.6	12.43	108.4	142.2	191.8	80	inf	

Figure: CMRR at different conditions

Minimum CMRR = 71.56dB at 27°, 5.5V

PSRR of the circuit

psrr	temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
150	5.5	1.4	1	-69.65	9.513	-103.4	-98.92	-53.04	-inf	inf
150	5.5	1	1	-69.72	9.591	-101	-105.2	-53.12	-inf	inf
150	5.5	0.9	1	-69.76	9.711	-104	-110.5	-53.13	-inf	inf
150	3.3	1.4	1	-86.84	9.36	-121.9	-93.65	-71.76	-inf	inf
150	3.3	1	1	-87.67	10.09	-129.6	-101.7	-71.37	-inf	inf
150	3.3	0.9	1	-87.65	9.885	-128.2	-104.4	-71.3	-inf	inf
150	2.97	1.4	1	-86.2	8.611	-119.9	-89.68	-71.71	-inf	inf
150	2.97	1	1	-87.73	9.908	-128.4	-98.41	-71.83	-inf	inf
150	2.97	0.9	1	-88.05	10.56	-138.2	-101.2	-71.73	-inf	inf
150	4	1.4	1	-81.95	10.03	-119.7	-101.1	-65.45	-inf	inf
150	4	1	1	-82.18	10.76	-141.6	-108.1	-65.39	-inf	inf
150	4	0.9	1	-82.09	10.36	-129	-110.3	-65.38	-inf	inf
27	5.5	1.4	1	-70.58	10.36	-126.9	-109.2	-53.8	-inf	inf
27	5.5	1	1	-70.54	10.07	-118.7	-114.7	-53.82	-inf	inf
27	5.5	0.9	1	-70.52	9.986	-114.9	-118.7	-53.81	-inf	inf
27	3.3	1.4	1	-87.54	9.899	-126.9	-100.4	-71.35	-inf	inf
27	3.3	1	1	-87.4	9.053	-114.1	-108.9	-71.18	-inf	inf
27	3.3	0.9	1	-87.45	9.177	-117.1	-111.6	-71.14	-inf	inf
27	2.97	1.4	1	-86.65	9.198	-117	-95.59	-71.1	-inf	inf
27	2.97	1	1	-87.09	9.814	-142.6	-105	-70.8	-inf	inf
27	2.97	0.9	1	-86.93	9.048	-114.4	-107.9	-70.74	-inf	inf
27	4	1.4	1	-83.15	9.366	-114.2	-108.5	-66.7	-inf	inf
27	4	1	1	-83.68	11.32	-145.4	-115.8	-66.67	-inf	inf
27	4	0.9	1	-83.96	12.63	-152	-118.1	-66.66	-inf	inf
-40	5.5	1.4	1	-70.79	9.423	-105.8	-114.6	-54.19	-inf	inf
-40	5.5	1	1	-70.77	9.377	-104.6	-120	-54.19	-inf	inf
-40	5.5	0.9	1	-70.76	9.363	-104.3	-123.4	-54.18	-inf	inf
-40	3.3	1.4	1	-87.53	9.898	-129.5	-103.2	-71.17	-inf	inf
-40	3.3	1	1	-87.41	9.274	-123.5	-112.1	-71.03	-inf	inf
-40	3.3	0.9	1	-87.59	10.16	-153.7	-114.9	-71	-inf	inf
-40	2.97	1.4	1	-86.62	9.932	-127.4	-97.25	-70.57	-inf	inf
-40	2.97	1	1	-86.74	9.928	-150.6	-107.7	-70.32	-inf	inf
-40	2.97	0.9	1	-86.62	9.243	-119.9	-110.7	-70.28	-inf	inf
-40	4	1.4	1	-83.94	9.555	-126	-112.1	-67.39	-inf	inf
-40	4	1	1	-84.1	10.2	-134	-119.6	-67.35	-inf	inf
-40	4	0.9	1	-84.14	10.45	-148	-122	-67.34	-inf	inf

Figure: PSRR at different conditions

Max PSRR = -53.04dB Psrr is low at high voltages

Current supplied and the offset

current_supply									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
150	5.5	1.4	200.1u	1.078u	197.4u	200.1u	202.5u	-inf	inf
150	5.5	1	160.1u	1.077u	157.4u	160.1u	162.5u	-inf	inf
150	5.5	0.9	130.1u	1.077u	127.4u	130.1u	132.5u	-inf	inf
150	3.3	1.4	192.9u	0.929u	190.9u	192.9u	195.1u	-inf	inf
150	3.3	1	152.9u	0.9279u	150.6u	152.9u	155u	-inf	inf
150	3.3	0.9	142.9u	0.9277u	140.6u	142.9u	145u	-inf	inf
150	2.97	1.4	192.6u	0.922.9u	190.3u	192.6u	194.8u	-inf	inf
150	2.97	1	152.6u	0.921.8u	150.3u	152.6u	154.8u	-inf	inf
150	2.97	0.9	142.6u	0.921.7u	140.3u	142.6u	144.8u	-inf	inf
150	4	1.4	193.7u	0.944.1u	191.3u	193.7u	195.9u	-inf	inf
150	4	1	153.7u	0.943u	151.3u	153.7u	155.9u	-inf	inf
150	4	0.9	143.7u	0.942.8u	141.3u	143.7u	145.9u	-inf	inf
27	5.5	1.4	199u	1.296u	195.6u	199u	202.1u	-inf	inf
27	5.5	1	159u	1.296u	155.6u	159u	162.1u	-inf	inf
27	5.5	0.9	149u	1.296u	145.6u	149u	152.1u	-inf	inf
27	3.3	1.4	192.7u	1.142u	189.6u	192.6u	195.4u	-inf	inf
27	3.3	1	152.7u	1.141u	149.6u	152.6u	155.4u	-inf	inf
27	3.3	0.9	142.7u	1.141u	139.6u	142.6u	145.4u	-inf	inf
27	2.97	1.4	192.4u	1.134u	189.3u	192.4u	195u	-inf	inf
27	2.97	1	152.4u	1.133u	149.3u	152.4u	155u	-inf	inf
27	2.97	0.9	142.4u	1.133u	139.3u	142.4u	145u	-inf	inf
27	4	1.4	193.4u	1.158u	190.3u	193.4u	196.1u	-inf	inf
27	4	1	153.4u	1.158u	150.3u	153.4u	156.1u	-inf	inf
27	4	0.9	143.4u	1.157u	140.3u	143.4u	146.1u	-inf	inf
-40	5.5	1.4	198.4u	1.52u	194.2u	198.4u	202.3u	-inf	inf
-40	5.5	1	158.4u	1.52u	154.2u	158.4u	162.3u	-inf	inf
-40	5.5	0.9	148.4u	1.52u	144.2u	148.4u	152.3u	-inf	inf
-40	3.3	1.4	192.5u	1.352u	188.7u	192.5u	195.7u	-inf	inf
-40	3.3	1	152.5u	1.351u	148.7u	152.5u	155.7u	-inf	inf
-40	3.3	0.9	142.5u	1.351u	138.7u	142.5u	145.7u	-inf	inf
-40	2.97	1.4	192.2u	1.343u	188.5u	192.2u	195.4u	-inf	inf
-40	2.97	1	152.2u	1.342u	148.5u	152.2u	155.4u	-inf	inf
-40	2.97	0.9	142.2u	1.342u	138.5u	142.2u	145.4u	-inf	inf
-40	4	1.4	193.2u	1.37u	189.4u	193.2u	196.4u	-inf	inf
-40	4	1	153.2u	1.37u	149.4u	153.2u	156.4u	-inf	inf
-40	4	0.9	143.2u	1.37u	139.4u	143.2u	146.4u	-inf	inf

Figure: Current supplied at different conditions

offset									
temp	vdd	vin	mean	stdev	min	typ	max	ll	ul
27	5.5	1.4	3.645u	4.88u	-12.88u	16.91u	13.68u	-inf	4u
27	5.5	1	-4.348u	4.867u	-12.86u	8.784u	13.63u	-inf	4u
27	5.5	0.9	-6.444u	4.866u	-12.86u	6.643u	13.62u	-inf	4u
27	3.3	1.4	8.623u	4.425u	-11.27u	22u	12.49u	-inf	4u
27	3.3	1	-2.451u	4.411u	-11.25u	10.85u	12.44u	-inf	4u
27	3.3	0.9	-4.933u	4.41u	-11.25u	8.345u	12.43u	-inf	4u
27	2.97	1.4	12.87u	4.404u	-11.18u	26.15u	12.44u	-inf	4u
27	2.97	1	-9.95u	4.39u	-11.17u	12.34u	12.38u	-inf	4u
27	2.97	0.9	-3.891u	4.389u	-11.17u	9.419u	12.38u	-inf	4u
27	5	1.4	2.765u	4.678u	-12.18u	16.04u	13.15u	-inf	4u
27	5	1	-4.899u	4.664u	-12.16u	8.347u	13.1u	-inf	4u
27	5	0.9	-6.722u	4.663u	-12.16u	6.396u	13.1u	-inf	4u
150	5.5	1.4	29.6u	5.922u	-13.18u	48.15u	14.02u	-inf	4u
150	5.5	1	10.1u	4.999u	-13.14u	28.62u	13.93u	-inf	4u
150	5.5	0.9	4.722u	4.997u	-13.14u	15.26u	13.92u	-inf	4u
150	3.3	1.4	48.3u	4.498u	-11.36u	58.59u	12.65u	-inf	4u
150	3.3	1	14.63u	4.477u	-11.33u	25.94u	12.56u	-inf	4u
150	3.3	0.9	8.785u	4.475u	-11.33u	19.23u	12.55u	-inf	4u
150	2.97	1.4	49.14u	4.478u	-11.27u	59.22u	12.6u	-inf	4u
150	2.97	1	18.01u	4.457u	-11.25u	28.32u	12.51u	-inf	4u
150	2.97	0.9	11.27u	4.455u	-11.25u	21.63u	12.5u	-inf	4u
150	5	1.4	26.67u	4.794u	-12.41u	37.16u	13.42u	-inf	4u
150	5	1	8.731u	4.772u	-12.37u	19.19u	13.34u	-inf	4u
150	5	0.9	4.892u	4.77u	-12.37u	14.56u	13.33u	-inf	4u
-40	5.5	1.4	-4.542u	4.808u	-12.72u	10.75u	13.52u	-inf	4u
-40	5.5	1	-9.57u	4.799u	-12.71u	5.617u	13.48u	-inf	4u
-40	5.5	0.9	-10.83u	4.789u	-12.72u	4.289u	13.48u	-inf	4u
-40	3.3	1.4	-1.184u	4.388u	-11.23u	14.39u	12.42u	-inf	4u
-40	3.3	1	-8.484u	4.377u	-11.22u	7.638u	12.39u	-inf	4u
-40	3.3	0.9	-10.06u	4.378u	-11.23u	5.412u	12.38u	-inf	4u
-40	2.97	1.4	-2.114u	4.366u	-11.14u	17.61u	12.37u	-inf	4u
-40	2.97	1	-7.376u	4.356u	-11.14u	8.897u	12.33u	-inf	4u
-40	2.97	0.9	-9.259u	4.356u	-11.15u	6.17u	12.33u	-inf	4u
-40	5	1.4	-5.87u	4.619u	-12.67u	10.3u	13.03u	-inf	4u
-40	5	1	-9.894u	4.61u	-12.66u	5.384u	13u	-inf	4u
-40	5	0.9	-11.87u	4.61u	-12.67u	4.148u	12.99u	-inf	4u

Figure: Offset at different conditions

Maximum power dissipated = 1.113mW at 150° C, 5.5V

Conclusion

- The loopgain and phase margin of the circuit are 74dB and 66° for 6σ
- The circuit operates properly in the given temperature range
- Offset is $\pm 12\text{mV}$
- Maximum power dissipated is 1.113mW at 150°C , 5.5V
- The ICMR comes around to be 0.5V
- OCMR+ is at 150, 3.3V is 2.58V, at 150, 5V is 4.2V, at 27, 3.3V 2.47V, at 27, 5V 4.114V at -40, 3.3V 2.40V, at -40, 5V 4.054V for non inverting amplifier

Future works

- The standard deviation for CMRR, PSRR, and for some devices for biasing needs to be reduced for 6σ
- Offset of $\pm 14V$ needs to be further reduced to $\pm 4V$
- ICMR is low for the design
- Work is to be done on Current sinking ability of the opamp

Thank You