## MIPS 1 ALU

By Nik, Ben, Brycen


#### Instructions

The instructions we chose were AND, OR, XOR, NAND, NOR, XNOR, ~A, ~B.

We chose these because we thought it would be fun and interesting to put some less common logic gates used in ALUs into the system.

# Hardware

Op Code	Logic Function
0	A AND B
1	A OR B
2	A NOR B
3	A NAND B
4	A XOR B
5	A XNOR B
6	NOT A
7	NOT B



### Efficient???

- 4 Slices of LUT
  - 2 Slices total
- LUT as logic: 4
- 39 Bonded IOB's used
- 1 slice per 4 instructions

#### Da Code

```
--Defines our alu entity with a generic value of 32 bits used for inputs a and b BEGIN
                                                                                                      uut : entity work.alu generic map( N => 4 )
--3 bit function vector corresponds to 8 different operations for our alu
--Output y shares the same number of bits as the inputs a and b
                                                                                                      port map( a => a_sim, b => b_sim, f => func_bit_sim, y => y_sim );
entity alu is
                                                                                                       -- TODO any signals or variables you need
    generic ( N : integer := 32 );
                                                                                                       variable i: integer range 0 to 2047; --test all the possible combinatiosn of tester, amount of times for lop is run
    port ( a, b : in STD_LOGIC_VECTOR(N-1 downto 0);
       f: in STD LOGIC VECTOR(2 downto 0);
                                                                                                         for i in 0 to 2047 loop
                                                                                                           tester <= std logic vector(to unsigned(i, 11)); --used to test all possibe combinations
       Y : out STD LOGIC VECTOR(N-1 downto 0));
                                                                                                           func bit sim <= tester(2 downto 0);</pre>
end alu:
                                                                                                           a sim <= tester(10 downto 7); --break
--Behavioral architecture defining implementation of our ALU
                                                                                                           b_sim <= tester(6 downto 3);</pre>
architecture Behavioral of alu is
                                                                                                           wait for 10 ns;
                                                                                                           --determine what kind of operation we are supposd to be diooin
  -- Process runs with our two inputs, the function vector, and the output
                                                                                                           case func bit sim(2 downto 0) is
                                                                                                             when "000" => alu test <= a sim and b sim;
    process (a, b, f)
                                                                                                             when "001" => alu test <= a sim or b sim;
                                                                                                             when "010" => alu test <= a sim nor b sim;
                                                                                                             when "011" => alu test <= a sim nand b sim;
       case f(2 downto 0) is
                                                                                                             when "100" => alu test <= a sim xor b sim;
         when "000" => Y <= a and b;
                                                                                                             when "101" => alu test <= a sim xnor b sim;
                                                                                                             when "110" => alu_test <= not a_sim;
         when "001" => Y <= a or b;
                                                                                                             when "111" => alu test <= not b sim;
         when "010" => Y <= a nor b:
                                                                                                             when others => alu test <= (others => 'X'):
         when "011" => Y <= a nand b:
         when "100" => Y <= a xor b:
         when "101" => Y <= a xnor b:
                                                                                                         if (alu_test /= y_sim) then
         when "110" => Y <= not a:
                                                                                                           report "a: " & to string(a sim) & " b: " & to string(b sim);
                                                                                                           report "f: " & to_string(func_bit_sim);
         when "111" => Y <= not b:
                                                                                                           report "y: " & to string(y sim);
         when others => Y <= (others => 'X');
                                                                                                         end if:
       end case:
                                                                                                        end loop:
    end process;
end Behavioral:
                                                                                                   END behavioral:
```