




$w=2$


$nsq=12$



IN<1:0>  OUT<1:0> 

AVDD
AVSS
SVSS








CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED




UPDATED	Nov 11 15:36:54 2004			PadVdd	
DRAWN					
CHECKED					
CHECKED	SIZE	CAGE NO.	DWG NO.	REV	
ISSUED	A				
		SCALE	SHEET	1 OF 1	






CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED	inv_wid1		
Jul 5 15:27:12 2007			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
		SCALE	SHEET 1 OF 1





UPDATED

Feb 13 14:25:46 2008

DRAWN

CHECKED

CHECKED

ISSUED

SIZE

CAGE NO.


DWG NO.

REV

SCALE


SHEET 1 OF 1

and






CAGE NO.		DWG NO.		SH	1	REV
REVISIONS						
ZONE	REV	DESCRIPTION		DATE	APPROVED	



UPDATED	Nov 11 15:38:19 2004				
DRAWN					
CHECKED					
CHECKED	SIZE	CAGE NO.	DWG NO.	REV	
ISSUED	A				
SCALE				SHEET	1 OF 1


PadGnd





CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED




UPDATED	Nov 11 15:36:54 2004					PadVdd							
DRAWN													
CHECKED													
CHECKED						SIZE	CAGE NO.	DWG NO.	REV				
ISSUED						A							
						SCALE				SHEET		1 OF 1	



CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DESCRIPTION	DATE
			APPROVED




d_flipflop_sr			
UPDATED	Jun 6 16:13:32 2007		
DRAWN			
CHECKED			
CHECKED		DWG NO.	REV
ISSUED		SIZE	SCALE
		A	1 OF 1
			SHEET





CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED




UPDATED	PadInc		
Mar 2 14:45:17 2017			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	SCALE	SHEET	REV
		1 OF 1	







CAGE NO.	DWG NO.	SH	1	REV
REVISIONS				
ZONE	REV	DATE	APPROVED	




UPDATED	OR			
Jun 11 15:23:02 2007				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
		SCALE	SHEET	1 OF 1













Output	Resistance
OUT<0>	0.5 K
OUT<1>	1 K
OUT<2>	2 K
OUT<3>	5 K
OUT<4>	10 K
OUT<5>	20 K
OUT<6>	50 K
OUT<7>	100 K

Resistances include the switch resistance following the resistor array.







hit_logic








UPDATED		common_digital	
Jul 15 14:54:44 2010			
DRAWN			
CHECKED			
CHECKED			
ISSUED			
SIZE	CAGE NO.	DWG NO.	REV
A			
SCALE		SHEET	1 OF 1





CAGE NO.	DWG NO.	SH	1	REV
----------	---------	----	---	-----


REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED



UPDATED	PadBidirHE			
May 2 09:02:12 2016				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
SCALE			SHEET	1 OF 1











CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED	mux_min		
Jun 5 11:38:02 2007			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
SCALE		SHEET	1 OF 1









CAGE NO.	DWG NO.	SH	1	REV	A
----------	---------	----	---	-----	---

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED



UPDATED	SIVE IC Design Lab			
Jul 10 13:06:58 2007	Comparator			
DRAWN	Buffer & Invert			
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
CHECKED	A			A
ISSUED	SCALE		SHEET	1 OF 1





UPDATED	Nov 15 15:08:07 2011				
DRAWN					
CHECKED					
CHECKED					
ISSUED	SIZE	CAGE NO.	DWG NO.	REV	
	A				
	SCALE			SHEET	1 OF 1




UPDATED	one_shot_100ns				
Jul 5 12:57:14 2011					
DRAWN					
CHECKED					
CHECKED	SIZE	CAGE NO.	DWG NO.	REV	
	A				
ISSUED	SCALE		SHEET		1 OF 1







CAGE NO.	DWG NO.	SH	1	REV
REVISIONS				
ZONE	REV	DATE	APPROVED	



UPDATED	rs_latch			
Jun 22 14:23:13 2010				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
		SCALE	SHEET	1 OF 1









CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED





UPDATED		pseudo_or	
Jun 28 10:49:23 2010			
DRAWN			
CHECKED			
CHECKED		DWG NO.	
ISSUED		REV	
		SIZE	CAGE NO.
		A	
		SCALE	
		SHEET	1 OF 1







		CAGE NO.		DWG NO.		SH	1	REV
REVISIONS								
ZONE	REV	DESCRIPTION			DATE		APPROVED	




UPDATED		inverter				
Feb 15 18:52:17 2008						
DRAWN						
CHECKED						
CHECKED		SIZE	CAGE NO.	DWG NO.	REV	
ISSUED		A				
		SCALE		SHEET	1 OF 1	







UPDATED	and				
Feb 20 16:35:34 2007					
DRAWN					
CHECKED					
CHECKED	SIZE	CAGE NO.	DWG NO.	REV	
	A				
ISSUED	SCALE		SHEET		1 OF 1











IN<7:0>
SW<7:0>
chan_sel
DUMP
AVDD
AVSS
SVSS


OUT_INT
RES_OUT
INT_OUT

Switch	Resistance
SW<0>	0.5 K
SW<1>	1 K
SW<2>	2 K
SW<3>	5 K
SW<4>	10 K
SW<5>	20 K
SW<6>	50 K
SW<7>	100 K


Resistances include the switch resistance and the resistor array preceding the switch.



Used to short the integrating capacitor



Used to switch the output of the OTA after integration for reading purposes.





UPDATED		width_gen			
Jul 9 11:21:29 2007					
DRAWN					
CHECKED					
CHECKED		SIZE	CAGE NO.	DWG NO.	REV
		A			
ISSUED		SCALE		SHEET	1 OF 1

UPDATED

Jul 9 11:21:29 2007

DRAWN

CHECKED

CHECKED



ISSUED

SIZE	CAGE NO	DWG NO	REV
------	---------	--------	-----

SCALE


SHEET 1 OF 1

1 OF 1



Supply current is 30 μ A.
Power consumption is 150 μ Watts.

UPDATED		SIUE IC Design Lab			
Jul 9 10:40:35 2007		Comparator			
DRAWN					
CHECKED					
CHECKED		SIZE	CAGE NO.	DWG NO.	REV
		A			
ISSUED		SCALE		SHEET	1 OF 1




CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DESCRIPTION	DATE

UPDATED	Jul 5 11:32:47 2011					unit_bias_res_2				
DRAWN										
CHECKED										
CHECKED						SIZE	CAGE NO.	DWG NO.	REV	
ISSUED						A				
						SCALE		SHEET	1 OF 1	

REVISIONS			
ZONE	REV	DESCRIPTION	DATE
			APPROVED



d_flipflop			
UPDATED	Jul 10 12:52:42 2007		
DRAWN			
CHECKED			
CHECKED			
ISSUED			
SIZE	CAGE NO.	DWG NO.	REV
A			
SCALE			
		SHEET	1 OF 1

CAGE NO.


DWG NO.

SH

1

REV

REVISIONS		
ZONE	REV	DESCRIPTION
		DATE
		APPROVED




UPDATED	rs_latch		
Apr 18 15:40:41 2017			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
SCALE		SHEET	1 OF 1





CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED	inv_wid1		
Aug 17 15:50:28 2011			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
		SCALE	SHEET 1 OF 1









CAGE NO.	DWG NO.	SH	REV
		1	



REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED		Nov 11 15:36:54 2004		PadVdd			
DRAWN							
CHECKED							
CHECKED				SIZE	CAGE NO.	DWG NO.	REV
ISSUED				A			
				SCALE		SHEET 1 OF 1	









UPDATED	ny_res85k			
Oct 11 10:50:29 2011				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
	A			
ISSUED	SCALE		SHEET	1 OF 1



		CAGE NO.		DWG NO.		SH	1	REV
REVISIONS								
ZONE	REV	DESCRIPTION			DATE		APPROVED	



UPDATED Sep 19 18:46:05 2002		inv_wid1				
DRAWN						
CHECKED						
CHECKED		SIZE	CAGE NO.	DWG NO.	REV	
ISSUED		A				
		SCALE		SHEET	1 OF 1	






CAGE NO.	DWG NO.	SH	REV
		1	


REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED



UPDATED	PadAref			
Jan 25 15:54:23 2007				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
		SCALE	SHEET	1 OF 1






UPDATED		Jun 25 14:12:18 2010	
DRAWN			
CHECKED			
CHECKED	CAGE NO.	DWG NO.	REV
ISSUED	SCALE	SHEET	1 OF 1



CAGE NO.	DWG NO.	SH	1	REV	A
----------	---------	----	---	-----	---

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED





UPDATED	SIUE IC Design Lab			
Jun 22 14:28:58 2010	Reset Logic			
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			A
SCALE		SHEET		1 OF 1






UPDATED	Aug 8 14:14:18 2007				and			
DRAWN								
CHECKED								
CHECKED					SIZE	CAGE NO.	DWG NO.	REV
ISSUED					A			
					SCALE		SHEET	1 OF 1







UPDATED	nor		
Jun 22 12:47:58 2007			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	SCALE	SHEET	REV
	A	1 OF 1	1







		CAGE NO.		DWG NO.		SH	1	REV
REVISIONS								
ZONE	REV	DESCRIPTION			DATE		APPROVED	




UPDATED		MULT_BUF				
Sep 12 17:19:01 2007						
DRAWN						
CHECKED						
CHECKED		SIZE	CAGE NO.	DWG NO.	REV	
ISSUED		A				
		SCALE		SHEET	1 OF 1	





CAGE NO.		DWG NO.		SH	1	REV
REVISIONS						
ZONE	REV	DESCRIPTION		DATE	APPROVED	



UPDATED	PadInc				
Mar 2 14:46:22 2017					
DRAWN					
CHECKED					
CHECKED	SIZE	CAGE NO.	DWG NO.	REV	
ISSUED	A				
SCALE				SHEET	1 OF 1






CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED



UPDATED

Apr 28 16:14:10 2016

DRAWN

CHECKED


CHECKED



ISSUED


PadOut

SIZE A CAGE NO. DWG NO. REV


SCALE 1 OF 1 SHEET














CAGE NO.	DWG NO.	SH	REV
		1	



REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED



UPDATED	hy_res5k			
Jul 5 11:28:47 2011				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
SCALE		SHEET		1 OF 1
















in<2:0>

EN


AVDD
AVSS
SVSS




dec<7:0>






		CAGE NO.		DWG NO.	SH	1	REV
REVISIONS							
ZONE	REV	DESCRIPTION			DATE	APPROVED	




UPDATED		inv_12				
Mar 24 09:53:31 2010						
DRAWN						
CHECKED						
CHECKED		CAGE NO.		DWG NO.		REV
ISSUED		A		SCALE		
		SHEET		1 OF 1		




17k Resistor l = 85 & w = 5 (1.7 is overlap)






		CAGE NO.		DWG NO.		SH	1	REV
REVISIONS								
ZONE	REV	DESCRIPTION			DATE		APPROVED	





UPDATED		inv_min				
Jul 21 14:40:02 2011						
DRAWN						
CHECKED						
CHECKED		SIZE	CAGE NO.	DWG NO.	REV	
ISSUED		A				
		SCALE		SHEET	1 OF 1	







T  B 







		CAGE NO.		DWG NO.		SH	1	REV
REVISIONS								
ZONE	REV	DESCRIPTION			DATE		APPROVED	




UPDATED		single_mult				
Apr 11 15:35:44 2011						
DRAWN						
CHECKED						
CHECKED		SIZE	CAGE NO.	DWG NO.	REV	
ISSUED		A				
		SCALE		SHEET	1 OF 1	






	CAGE NO.	DWG NO.	SH	REV
			1	

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED


		CAGE NO.	DWG NO.	SH	1	REV
REVISIONS						
ZONE	REV	DESCRIPTION		DATE		APPROVED



UPDATED		pseudo_nor				
Jul 11 13:37:50 2007						
DRAWN						
CHECKED						
CHECKED		SIZE	CAGE NO.	DWG NO.	REV	
ISSUED		A				
		SCALE		SHEET	1 OF 1	




CAGE NO.	DWG NO.	SH	1	REV
REVISIONS				
ZONE	REV	DATE	APPROVED	



UPDATED	or_3inp			
Jun 11 15:46:50 2007				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
		SCALE	SHEET	1 OF 1










CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED



UPDATED	p_fet			
Aug 3 14:33:16 2007				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
		SCALE	SHEET	1 OF 1






CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS

ZONE	REV	DATE	APPROVED



UPDATED	hy_res30k		
Jul 5 13:09:10 2011			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
	A		
ISSUED	SCALE	SHEET	1 OF 1








CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED



UPDATED

Jul 5 11:32:50 2011

DRAWN

CHECKED

CHECKED

ISSUED

hy_res17k

SIZE CAGE NO. DWG NO. REV

A

SCALE

SHEET 1 OF 1






CAGE NO.	DWG NO.	SH	REV
		1	


REVISIONS


ZONE	REV	DESCRIPTION	DATE	APPROVED




UPDATED	hy_res0_59k			
Jul 5 11:23:56 2011				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
	A			
ISSUED	SCALE		SHEET	1 OF 1

















CAGE NO.

DWG NO.

SH1

REV

REVISES

ZONE

REV

DATE

APPROVED

Resistor has l=48.9u and w=20.1u

W=20.1

nsq=2.43284

inp

outp

hipor

R1

inp

outp

unit_bias_res

UPDATED

Jul 5 11:28:43 2011

DRAWN

CHECKED

CHECKED

ISSUED

SIZE

CAGE NO.

DWG NO.

REV


SCALE

SHEET

1 OF 1











CAGE NO.	DWG NO.	SH	1	REV	A
----------	---------	----	---	-----	---

REVISIONS				
ZONE	REV	DESCRIPTION	DATE	APPROVED




UPDATED	SIUE IC Design Lab			
Jun 22 14:20:12 2010	Triggering Logic			
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			A
SCALE			SHEET	1 OF 1







UPDATED		Jul 5 13:19:57 2011		bias	
DRAWN					
CHECKED					
CHECKED					
ISSUED					
SIZE		CAGE NO.	DWG NO.	REV	
SCALE		C			
				SHEET	1 OF 1



CAGE NO.	DWG NO.
REV	SH








CAGE NO.	DWG NO.	SH	REV
		1	A

REVISIONS			
ZONE	REV	DATE	APPROVED




UPDATED	SIUE IC Design Lab		
Apr 1 21:23:24 2007	n-FET Switch		
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
		SCALE	REV
			A
		SHEET	1 OF 1



CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED	revisedTVC		
Jun 18 14:45:51 2010			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
		SCALE	REV
		1 OF 1	
		SHEET	1 OF 1






CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED

Resistor has l=10.5u and w=10.05u m=2




UPDATED	unit_bias_res_3		
Jul 5 11:23:47 2011			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
		SCALE	REV
		SHEET	1 OF 1






CAGE NO.	DWG NO.	SH	REV
		1	


REVISIONS			
ZONE	REV	DESCRIPTION	DATE
			APPROVED



UPDATED	full_bias		
Oct 10 14:25:37 2011			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
		SCALE	REV
		1 OF 1	








CAGE NO.	DWG NO.	SA	REV
		1	

REVISIONS			
ZONE	REV	DESCRIPTION	DATE

UPDATED		Jul 9 11:16:30 2007			andor		
DRAWN							
CHECKED							
CHECKED							
ISSUED							
SIZE		CAGE NO.	DWG NO.	REV			
B							
SCALE				SHEET	1 OF 1		








CAGE NO.	DWG NO.	SH	REV
		1	


REVISIONS			
ZONE	REV	DESCRIPTION	DATE


APPROVED	
----------	--






UPDATED	one_shot_vari_hitlogic		
Apr 25 14:54:35 2017			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
	SCALE	SHEET	1 OF 1














$$w = 6$$

$$nsq = 1.28333$$




UPDATED	OR				
Jul 6 11:07:39 2007					
DRAWN					
CHECKED					
CHECKED	SIZE	CAGE NO.	DWG NO.	REV	
	A				
ISSUED	SCALE			SHEET	1 OF 1




CAGE NO.	DWG NO.	SH	REV
		1	






REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED		Nov 11 15:36:54 2004		PadVdd			
DRAWN							
CHECKED							
CHECKED							
ISSUED				SIZE	CAGE NO.	DWG NO.	REV
				A			
				SCALE			SHEET
							1 OF 1










CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED




UPDATED		Nov 11 15:38:19 2004		PadGnd			
DRAWN							
CHECKED							
CHECKED							
ISSUED				SIZE	CAGE NO.	DWG NO.	REV
				A			
				SCALE			SHEET
							1 OF 1





CAGE NO.	DWG NO.	SH	REV
		1	


REVISIONS			
ZONE	REV	DESCRIPTION	DATE
			APPROVED





d_flipflop_sr			
UPDATED	Jun 6 16:13:32 2007		
DRAWN			
CHECKED			
CHECKED		DWG NO.	REV
ISSUED		SIZE	SCALE
		A	1 OF 1
			SHEET











ZONE	REV	DATE	APPROVED
1	1	1	1

ZONE	REV	DATE	APPROVED
1	1	1	1

ZONE	REV	DATE	APPROVED
1	1	1	1

ISSUED	May 3 14:54:23 2017	SIUE IC Design Lab
DRAWN		Eight Channel
CHECKED		
ISSUED		
SCALE		
1 OF 1		

ISSUED	May 3 14:54:23 2017	SIUE IC Design Lab
DRAWN		Eight Channel
CHECKED		
ISSUED		
SCALE		
1 OF 1		

ISSUED	May 3 14:54:23 2017	SIUE IC Design Lab
DRAWN		Eight Channel
CHECKED		
ISSUED		
SCALE		
1 OF 1		

1




UPDATED		Aug 8 14:14:18 2007		and	
DRAWN					
CHECKED					
CHECKED		SIZE	CAGE NO.	DWG NO.	REV
		A			
ISSUED		SCALE		SHEET	1 OF 1




CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED	inv_wid1		
Jul 5 15:27:12 2007			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	SCALE	SHEET	REV
		1 OF 1	





ZONE

REV

DESCRIPTION

REVISIONS

AVDD

CLK

D

R

QB

AVSS

SVSS

M0

M1

M2

M3

M4

M5

M6

M7

M8

M9

M10

M11

M12

M13

M14

2.7/0.60

1.5/0.60

8.1/0.60

2.7/0.60

1.5/0.60

8.1/0.60

1.5/0.60

1.5/0.60

3.6/0.60

3.6/0.60

1.5/0.60

1.5/0.60

2.7/0.60

1.5/0.60

1.5/0.60

1.5/0.60

3/0.60

3/0.60

1.5/0.60

1.5/0.60

1.5/0.60

1.5/0.60

2.7/0.60

1.5/0.60

latch

UPDATED

Jul 9 10:44:29 2007

DRAWN

CHECKED

CHECKED

ISSUED

SIZE

CAGE NO.

DWG NO.


REV


A

SCALE

SHEET

1 OF 1





global_en

ch_en<4>

en<4>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<5>

en<5>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<6>

en<6>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<7>

en<7>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<8>

en<8>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<9>

en<9>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<10>

en<10>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<11>

en<11>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<12>

en<12>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<13>

en<13>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<14>

en<14>

and

A0

A1

Y

AVDD

AVSS

SVSS

global_en

ch_en<15>

en<15>

and

A0

A1

Y

AVDD

AVSS

SVSS

136

and

A0

A1

Y

AVDD

AVSS

SVSS

135

and

A0

A1

Y

AVDD

AVSS

SVSS

138

and

A0

A1

Y

AVDD

AVSS

SVSS

137

and

A0

A1

Y

AVDD

AVSS

SVSS

143

and

A0

A1

Y

AVDD

AVSS

SVSS

144

and

A0

A1

Y

AVDD

AVSS

SVSS

146

and

A0

A1

Y

AVDD

AVSS

SVSS

147

and

A0

A1

Y

AVDD

AVSS

SVSS

145

and

A0

A1

Y

AVDD

AVSS


SVSS

ch_en<15:0> en<15:0>

UPDATED	SIUE IC Design Lab		
Jun 25 13:44:49 2010	Enable Logic		
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	SCALE	SHEET	1 OF 1
			REV A



REVISIONS			
ZONE	REV	DESCRIPTION	DATE
			APPROVED




UPDATED		Aug 21 09:43:02 2007		d_flipflop	
DRAWN					
CHECKED					
CHECKED					
ISSUED					
SIZE		CAGE NO.		DWG NO.	
A					
SCALE					
				SHEET	
				1 OF 1	
				REV	



CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED




UPDATED		Nov 11 15:36:54 2004		PadVdd			
DRAWN							
CHECKED							
CHECKED							
ISSUED				SIZE	CAGE NO.	DWG NO.	REV
				A			
				SCALE			SHEET
							1 OF 1





CAGE NO.	DWG NO.	SH	1	REV
REVISIONS				
ZONE	REV	DATE	APPROVED	



UPDATED	Jun 5 12:02:59 2007					or			
DRAWN									
CHECKED									
CHECKED						SIZE	CAGE NO.	DWG NO.	REV
						A			
ISSUED						SCALE			SHEET 1 OF 1








CAGE NO.	DWG NO.	SH	REV
		1	


REVISIONS

ZONE	REV	DESCRIPTION	DATE	APPROVED




UPDATED	PadAref			
Jan 25 15:54:23 2007				
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
		SCALE	SHEET	1 OF 1






1

SHEET 1 OF 1





UPDATED		Jul 6 11:43:36 2011		SIUE IC Design Lab	
DRAWN				Delay Gen	
CHECKED				Comparator	
CHECKED					
ISSUED					
SIZE		CAGE NO.		DWG NO.	
A					
SCALE				SHEET	
				1 OF 1	
				REV	
				A	

CAGE NO.

DWG NO.

SH1

REV

ZONE

REV

DATE

APPROVED

REVISIONS

Pad

PadBidirHE

EN

DataInB

DataIn

DataOut

VDD1

VDD2

GND1

GND2

I1

DataOut

VDD1

VDD2

GND1

GND2

UPDATED

Feb 28 11:31:10 2017

DRAWN

CHECKED

CHECKED

ISSUED

PadOut

SIZEA

CAGE NO.


DWG NO.


REV

SCALE


SHEET1 OF 1












in<3:0>
AVDD
AVSS
SVSS




out<3:0>




T
 B
 c_sel<2:0>
 AVDD
 AVSS
 SVSS




unit_1k_res



I3unit_1k_res





I4unit_1k_res




I5

INP




OUTP





CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED




UPDATED		Aug 13 15:55:31 2007				sw_channel			
DRAWN									
CHECKED									
CHECKED		SIZE		CAGE NO.		DWG NO.		REV	
		A							
ISSUED		SCALE				SHEET		1 OF 1	






CAGE NO.	DWG NO.	SH	1	REV
REVISIONS				
ZONE	REV	DATE	APPROVED	

VR and VL are active low signals.
They drive the gates of PFE1's.



UPDATED	SIUE			
Aug 17 15:02:46 2011	Revised full TVC			
DRAWN				
CHECKED				
CHECKED	SIZE	CAGE NO.	DWG NO.	REV
ISSUED	A			
		SCALE	SHEET	1 OF 1









CAGE NO.	DWG NO.	SH	REV
		1	


REVISIONS			
ZONE	REV	DATE	APPROVED




mux_5bit			
UPDATED	Jun 25 14:14:01 2010		
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	SCALE		
		SHEET	1 OF 1








UPDATED	enc_dec_logic		
Jun 28 07:56:50 2010			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
SCALE		SHEET	1 OF 1





CAGE NO.	DWG NO.	SH	REV
		1	

REVISIONS			
ZONE	REV	DATE	APPROVED



UPDATED	buffer_4		
Jun 15 14:49:33 2007			
DRAWN			
CHECKED			
CHECKED	SIZE	CAGE NO.	DWG NO.
ISSUED	A		
		SCALE	SHEET 1 OF 1



AVDD
AVSS
SVSS

