```
; PicoBlaze program to control a PSD chip on new chip board
; George L. Engel
; 66 MHz version!!!!!
; All constant values are in HEX!
; Define the various bit masks
           CONSTANT
                       b0msk, 01
           CONSTANT
                       blmsk, 02
           CONSTANT
                       b2msk, 04
           CONSTANT
                       b3msk, 08
           CONSTANT
                       b4msk, 10
           CONSTANT
                       b5msk, 20
                       b6msk, 40
           CONSTANT
                       b7msk, 80
           CONSTANT
           CONSTANT
                       bits_2and3, 0C
           CONSTANT
                       b0mskN, FE
                       blmskN, FD
           CONSTANT
                       b2mskN, FB
           CONSTANT
                        b3mskN, F7
           CONSTANT
                        b4mskN, EF
           CONSTANT
                        b5mskN, DF
           CONSTANT
           CONSTANT
                        b6mskN, BF
           CONSTANT
                        b7mskN, 7F
; Picoblaze has 16 general purpose registers
; Registers used in data_acq subroutine
                        s0, op0
           NAMEREG
                                      ; Output port #0
                       s1, op1
                                      ; Output port #1
           NAMEREG
                       s2, op4
           NAMEREG
                                      ; Output port #4
                       s3, op5
           NAMEREG
                                      ; Output port #5
           NAMEREG
                       s4, ip0
                                      ; Input port #0
           NAMEREG
                        s5, ip1
                                      ; Input port #1
; Give more desciptive names to some of our registers
           NAMEREG
                        s6, scr0
                                      ; Scratchpad register
           NAMEREG
                        s7, scr1
                        s8, scr2
           NAMEREG
           NAMEREG
                        s9, cnt
                                       ; Used in for loops
                                       ; Used in ISR
           NAMEREG
                        sA, isr_reg
                                       ; Used by delays
           NAMEREG
                        sB, dreg
                        sC, adc_bits
                                       ; Stores sdi_abc and sdi_t
           NAMEREG
; ***********************
; MAIN ROUTINE
```

```
000
           ADDRESS
start:
           DISABLE
                        INTERRUPT
           CALL
                        init
                                  ; Inits output ports (uses scr1)
; Now that we have initialized our ports, oK to turn on intterrupts
           ENABLE
                        INTERRUPT
; Sit in a tight loop polling the veto_rst line.
; Waiting for veto_rst to be HIGH
; veto_rst is bit 0 of input port 0
           INPUT
                        ip0, 00
wait:
                        ip0, b0msk
           TEST
                        Z, wait
           JUMP
; Call the data acquisition routine
           CALL
                        data_acq
; Wait for veto reset to go LOW (bit 0, input port 0)
                        ip0, 00
wait1:
           INPUT
                        ip0, b0msk
           TEST
           JUMP
                        NZ, wait1
           OUTPUT
                        scr0, 07
                                     ; Reset transfer FSM and RD/WR ptrs
           JUMP
                        wait
; Name: data_acq
; This routine will acquire data from the 4 ADCs (A, B, C, T)
; Send 00 followed by 14 0s for (+)
; Send 01 following by 14 0s for (-)
; Apply 16 ADC clocks ... first two are special
            OUTPUT
                       scr0, 07
                                    ; Reset transfer FSM and RD/WR ptrs
data_acq:
                       op4, b3msk
                                    ; Set the busy bit
            OUTPUT
                       op4, 04
; Check the OR out of the PSD chip (bit 7 of input port #1)
; If it is LOW then we are done
            INPUT
                       ip1, 01
                                    ; Check the OR from PSD chip
                       ip1, b7msk
            TEST
                       Z, acq_done
                                    ; If OR is LOW then we are done!
            JUMP
            AND
                       op0, b2mskN
                                    ; Bring token_in_PSD LOW.
```

```
OUTPUT
                       op0, 00
acq0:
                       op0, b6msk
                                     ; Bring acq_clk high
            OR
                       op0, 00
            OUTPUT
                       sample
            CALL
                                     ; Sample A, B, C, T voltages
                                     ; Apply a 3.2 usec convert signal
            CALL
                       convert
                       ip1, 01
                                     ; Read PSD addresses
            INPUT
                       op0, b6mskN
                                     ; Bring acq_clk_PSD back low
            AND
            OUTPUT
                       op0,00
                       ip0, 00
            INPUT
                                     ; Check token_out_PSD
                       ip0, 00
            INPUT
                                     ; Check token_out_PSD
            TEST
                       ip0, b6msk
            JUMP
                       Z, acq2
                                     ; If token_out is LOW then done
acq1:
            OR
                       op0, b6msk
                                     ; Bring acg clk high
            OUTPUT
                       op0, 00
                       sample
                                    ; Sample A, B, C, T voltages
            CALL
            OUTPUT
                       scr0, 06
                                    ; Tell FSM to xfer data
            CALL
                       convert
                                    ; Apply a 3.2 usec convert signal
                                    ; Read PSD addresses
            INPUT
                       ip1, 01
                       op0, b6mskN
                                    ; Bring acq clk PSD back low
            AND
                       op0, 00
            OUTPUT
                       ip0, 00
                                     ; Check token_out_PSD
            INPUT
                       ip0, 00
                                     ; Check token_out_PSD
            INPUT
                       ip0, b6msk
            TEST
                       NZ, acq1
                                     ; If token_out is HIGH then continue
            JUMP
acq2:
            CALL
                       sample
                                     ; Read out last set of ADC values
            OUTPUT
                       scr0, 06
                                     ; Tell FSM to transfer data
acq_done:
            OR
                       op0,b2msk
                                    ; Bring token_in_PSD high
            OUTPUT
                       op0, 00
            AND
                       op4, b3mskN ; Unset the busy flag
            OUTPUT
                       op4, 04
            RETURN
; ***********************
; Routine to sample the A, B, C, T signals
; Send 16 ADC serial clocks
; ***********************
sample:
                       op5, b3msk
                                      ; Bring ADC clk HIGH
            LOAD
            OUTPUT
                       op5, 05
                                      ; Write to output port 5
            OR
                       op5, adc_bits ; Config sdi_abc and sdi_t bits
                       op5, b3mskN
            AND
                                     ; Bring ADC clk LOW
            OUTPUT
                       op5, 05
                                     ; Write to ouput port 5
; clk pulse 2
                                    ; Bring ADC clk HIGH
                       op5, b3msk
            OR
            OUTPUT
                       op5, 05
                                    ; Write to output port 5
                       op5, b3mskN ; Bring ADC clk LOW
            AND
                       op5, 05
                                    ; Write to ouput port 5
            OUTPUT
; clk pulse 3
                       op5, b3msk
                                   ; Bring ADC clk HIGH
            OR
            OUTPUT
                       op5, 05
                                    ; Write to output port 5
```

```
op5, b3mskN ; Bring ADC clk LOW
             AND
             OUTPUT
                        op5, 05
                                     ; Write to ouput port 5
; clk pulse 4
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
                        op5, 05
             OUTPUT
                                     ; Write to output port 5
                        op5, b3mskN
                                     ; Bring ADC clk LOW
             AND
                        op5, 05
                                     ; Write to ouput port 5
             OUTPUT
; clk pulse 5
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
                        op5, 05
                                     ; Write to output port 5
             OUTPUT
                        op5, b3mskN ; Bring ADC clk LOW
             AND
             OUTPUT
                        op5, 05
                                     ; Write to ouput port 5
; clk pulse 6
             OR
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OUTPUT
                        op5, 05
                                     ; Write to output port 5
                        op5, b3mskN ; Bring ADC clk LOW
             AND
             OUTPUT
                        op5, 05
                                     ; Write to ouput port 5
; clk pulse 7
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
             OUTPUT
                        op5, 05
                                     ; Write to output port 5
                        op5, b3mskN ; Bring ADC clk LOW
             AND
                        op5, 05
                                     ; Write to ouput port 5
             OUTPUT
; clk pulse 8
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
                        op5, 05
                                     ; Write to output port 5
             OUTPUT
                        op5, b3mskN
                                     ; Bring ADC clk LOW
             AND
             OUTPUT
                        op5, 05
                                     ; Write to ouput port 5
; clk pulse 9
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
                                     ; Write to output port 5
             OUTPUT
                        op5, 05
             AND
                        op5, b3mskN
                                     ; Bring ADC clk LOW
             OUTPUT
                        op5, 05
                                      ; Write to ouput port 5
; clk pulse 10
             OR
                        op5, b3msk
                                     ; Bring ADC clk HIGH
                        op5, 05
             OUTPUT
                                     ; Write to output port 5
                        op5, b3mskN
             AND
                                     ; Bring ADC clk LOW
             OUTPUT
                        op5, 05
                                     ; Write to ouput port 5
; clk pulse 11
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
             OUTPUT
                        op5, 05
                                     ; Write to output port 5
             AND
                        op5, b3mskN
                                     ; Bring ADC clk LOW
             OUTPUT
                        op5, 05
                                      ; Write to ouput port 5
; clk pulse 12
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
                        op5, 05
             OUTPUT
                                      ; Write to output port 5
                        op5, b3mskN
                                     ; Bring ADC clk LOW
             AND
             OUTPUT
                        op5, 05
                                     ; Write to ouput port 5
; clk pulse 13
             OR
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OUTPUT
                        op5, 05
                                     ; Write to output port 5
                        op5, b3mskN
                                     ; Bring ADC clk LOW
             AND
             OUTPUT
                        op5, 05
                                     ; Write to ouput port 5
; clk pulse 14
                        op5, b3msk
                                     ; Bring ADC clk HIGH
             OR
             OUTPUT
                        op5, 05
                                     ; Write to output port 5
             AND
                        op5, b3mskN ; Bring ADC clk LOW
```

```
OUTPUT
                     op5, 05
                             ; Write to ouput port 5
; clk pulse 15
                     op5, b3msk ; Bring ADC clk HIGH
           OR
           OUTPUT
                     op5, 05
                                 ; Write to output port 5
           AND
                     op5, b3mskN ; Bring ADC clk LOW
           OUTPUT
                     op5, 05
                                 ; Write to ouput port 5
; clk pulse 16
                     op5, b3msk ; Bring ADC clk HIGH
           LOAD
           OUTPUT
                     op5, 05
                                 ; Write to output port 5
                     op5, 00
           LOAD
                                ; Bring ADC clk LOW
           OUTPUT
                     op5, 05
                                 ; Write to ouput port 5
           RETURN
; ***********************************
; Routine to send 3.2 us conversion signal to ADCs
; **********************************
                     op5, b2msk
                                  ; Bring ADC conv high
convert:
           OR
           OUTPUT
                     op5, 05
                     dly_3200ns
                                  ; Uses dreg
           CALL
                     op5, b2mskN
                                 ; Bring ADC conv low
           AND
           OUTPUT
                     op5, 05
           RETURN
; **********************************
; Routine to define values on the various bits in the 6 output ports
; Make copies of what we write out in locations $20 thru $25
; Uses scrl register and does not restore it
; ************************************
init:
         LOAD
                     op0, 00
; Output port #0 bits all LOW except ...
                     op0, b2msk ; HIGH on token_in_PSD
          OR
                     op0, 00
          OUTPUT
; Make all bits in output port #1 LOW
          LOAD
                     op1, 00
          OUTPUT
                     op1, 01
; Make all bits in output port #2 LOW
; Port #2 is lower byte of DB bus
          LOAD
                     scr0, 00
          OUTPUT
                     scr0, 02
                     scr0, 22
          STORE
; Make all bits in output port #3 LOW
; Port #3 is upper byte of DB bus
          OUTPUT
                      scr0, 03
           STORE
                     scr0, 23
```

```
; Make all bits in output port #4 LOW except bit 7 which is the selFIFO line
; The FIFO output should drive Jon's DB bus.
; Shadow register stuff and the BIDIR control signals
           LOAD
                       op4, 00
                       op4, b7msk
                                     ; HIGH on the selFIFO line
           OR
           OUTPUT
                       op4, 04
; Port #5 contains the ADC signals
; All lines should be LOW
           LOAD
                       op5, 00
           OUTPUT
                       op5, 05
; A write to port #7 of ANY value will cause RD and WR pointers
; along with FSMs in FIFO to be reset
           OUTPUT
                       scr0, 07
; Load the adc_bits register with appropriate values
                       adc_bits, 00
           LOAD
           INPUT
                       scr0, 09
                                         ; Get CR32 - CR39
                       scr0, b7msk
           AND
                                         ; Inspect polarity bit
            JUMP
                        Z, init0
                                          ; Original
                       NZ, init0
           JUMP
                                          ; 9 sep
                       adc_bits, b0msk
                                         ; sdi abc
init0:
                       adc_bits, b1msk
           OR
                                          ; sdi_t
           RETURN
;
; Name: config_PSD
; Uses: scr1, scr2, cnt, dreg
; Routine used to configure the PSD chip.
; Need to shift in 48 bits of configuration information.
; Bit 47 goes in first and bit 0 goes in last
; We will use a sclk of 500 kHz (1 us high, 1 us low)
; Load a byte at a time and send it ...
; Assign all chips an ID of 00
; So first byte we send should always by $00
; Routine uses the scrl register and does not restore it.
config_PSD:
                           scr1, 00
                                          ; Chip is always $00
              LOAD
                           send_byte
              CALL
              INPUT
                           scr1, 09
                                         ; Input port #9
```

```
CALL
                          send byte
                          scr1, 08
              INPUT
                                        ; Input port #8
              CALL
                          send_byte
              INPUT
                          scr1, 07
                                        ; Input port #7
              CALL
                          send_byte
              INPUT
                          scr1, 06
                                        ; Input port #6
                          send_byte
              CALL
              INPUT
                          scr1, 05
                                        ; Input port #5
              CALL
                          send_byte
              RETURN
; Name: send_byte (passed into routine in scr1)
; Routine to send (bitwise serially) 1 byte of information.
; Byte to transmitted is passed into routine in scrl register
; Use scr2 as our bit mask
; Use cnt to keep track of how many bits we have sent
; scr0 gets used by the delay_lus routine
; Bit 3 of output port 0 is sin_PSD
; Bit 4 of output port 0 is sclk_PSD
send_byte:
              LOAD
                          cnt, 08
                                            ; Number of bits to be shifted
                                            ; scr2 is our bit mask
                          scr2, b7msk
              LOAD
send byte0:
              OR
                          op0, b3msk
                                            ; Make sin high
                                            ; Should be high?
              TEST
                          scr1, scr2
              JUMP
                          NZ, send_byte1
                                            ; If suppose to be high skip
next instr
              XOR
                          op0, b3msk
                                            ; else clear sin bit
send_byte1:
                          op0,00
                                            ; Output sin to port
             OUTPUT
                          op0, b4msk
                                           ; Bring sclk low
              XOR
              OUTPUT
                          op0,00
                                            ; Write to port #0
                          delay_1us
              CALL
                                            ; Wait 1 us
              XOR
                          op0, b4msk
                                           ; Bring sclk back high
              OUTPUT
                          00,0go
                                           ; Write to port #0
              CALL
                          delay_lus
                                           ; Wait 1 us
              SR0
                          scr2
                                           ; Shift mask to point to next
bit
              SUB
                          cnt, 01
                                            ; Update bit counter
              JUMP
                          NZ, send_byte0
             RETURN
;
; Name: delay_lus
```

```
; Delay of 1 usec
; Delay is [(4 * dreg) + 6] / Fclk
; Routine uses dreg and does not restore it
; 14 assumes 84 MHz clk
; Modified Jan 12, 2011
                     dreg, 14
delay_lus: LOAD
wait_lus:
           SUB
                     dreg, 01
           JUMP
                     NZ, wait_lus
           RETURN
; Name: dly 3200ns
; Delay is [(4 * dreg) + 6] / Fclk
; 42 assumes a 84 MHz clock
; Modified Jan 12, 2011
                      dreg, 42
dly_3200ns: LOAD
                      dreg, 01
dly0:
           SUB
           JUMP
                      NZ, dly0
           RETURN
; ISR
; An interrupt occurs when "sclk" transitions high
; Configuration data is about to be sent.
; Job of ISR is just to wait for all of the config data
; to be read.
; We will know that all of the configuration data has
; been sent when there is a pulse on the dac_sgn line.
; All we need to do is sit and wait for dac_sgn pulse
; dac_sgn is bit 4 of port #4
; Uses scrl and does not restore register
           ADDRESS
                      300
isr:
           INPUT
                      isr_reg, 04
                      isr_reg, bits_2and3
           AND
                                            ; sc1 and sc0
           SUB
                      isr_reg, bits_2and3
                     NZ, isr
           JUMP
                                            ; wait for rising edge
; Now wait for trailing edge of dac_sgn pulse
                      isr_reg, 04
isr1:
           INPUT
           AND
                      isr_reg, bits_2and3
```

```
isr_reg, bits_2and3
            JUMP
                        Z, isr1
; Configure the PSD chip
; Lets do it twice so we can watch the data on the PSD sout lines
           CALL
                       config_PSD
                       config_PSD
;
           CALL
                                     ; commented out on 9 sep 2010
; Assert the clr_int control to purge the pending interrupt
; else we will load the PSD config register a second time
           OR
                       op0, b0msk
           OUTPUT
                       op0, 00
                       op0, b0mskN
           AND
           OUTPUT
                       op0, 00
; Reinit everything
           CALL
                       init
;
           RETURNI
                       ENABLE
; Interrupt vector is stored at location $3FF
; We will jump to our ISR routine
            ADDRESS
                       3FF
```

JUMP

isr