


23/07/25
(class-e!)

NOR gate using RTL




Low $\Rightarrow$ 0V

High $\rightarrow$ 5V

Truth table

V_A	V_B	V_{out}
0	0	1
0	1	0
1	0	0
1	1	0

NAND Gate using DTL



Previous stage

Assumptions

$$V_{BE}(\text{sat}) = 0.8\text{V}$$


$$V_{BE}(\text{cut in}) = 0.5\text{V}$$

$$V_{CE}(\text{sat}) = 0.2\text{V}$$

voltage drop across a conducting diode = 0.7V

What is cut in?

The voltage at which the Base emitter junction flow just starts is called cut in.



A	B	C	Y
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Case - 1

$V_A \rightarrow \text{low}$


$V_B \rightarrow \text{high}$

$V_C \rightarrow \text{high}$

also
any other permutation
except 111

For logic low, gate transistor is saturated
and output voltage is 0.2V


for logic high, gate transistor is turned off
and output voltage is 5V



Since V_A is logic low D_A conducts (forward bias)

$$\therefore V_P = 0.2 + 0.7 = 0.9$$

Case-2:



$$0.7 + 0.7 + 0.8 = 2.2$$

Value of I_1 , I_2 , I_B , I_C

$$I_1 = \frac{V_{CC} - V_{BE}}{R} =$$

$$I_2 = \frac{V_{BE}(\text{sat})}{R_B}$$


$$I_B = I_1 - I_2 = 0.56 \text{ mA} - 0.16 \text{ mA}$$

$$I_C = \frac{V_{CC} - V_{CE}(\text{sat})}{R_C} = \frac{5 - 0.2}{2.2k} = 2.18 \text{ mA}$$

29/07/25

Transistor-Transistor Logic (TTL)

DTL NOR Gate





High - 5v

Low - 0.2v

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0


$$0.7 + 0.7 + 0.2 + 0.8 = 2.9$$

Multi-emitter transistors




Actually looks
like

For this condition




Reverse bias



Reverse bias

TTL NAND gate


One case




$$0.7 + 0.7 + 0.7 = 2.1 \text{ V} > P = 0.9$$

So all the flow will be at $V = 5 \text{ V}$

Other case



Time taken to discharge capacitor, $T = R_C$




What is the purpose of 3 diodes?

They will clamp the signal if it goes below 0 reducing noise

Math:

In the circuit of TTL NAND gate, if all the inputs are in High condition then determine the emitter current of Q_3 .



Ans:

$$\begin{array}{l|l} V_A = 5V & \rightarrow Q_1 = \text{reverse active mode} \\ V_B = 5V & \rightarrow B-E \text{ junction} \rightarrow \text{rev. Bias} \\ V_C = 5V & \rightarrow B-C \text{ junction} \rightarrow \text{fwd Bias} \end{array}$$

$$\begin{aligned} V_P &= V_{BE1} + V_{BE2} + V_{BE3} \\ &= 0.7 + 0.8 + 0.8 = 2.3V \end{aligned}$$

$$\therefore I_{B1} = \frac{V_{CC} - V_p}{4k\Omega} = \frac{5 - 2.3}{4k\Omega} = 0.675 \text{ mA}$$

$$I_{E1} = 0 \quad (\text{Reverse bias})$$

$$0 = I_{B1} + I_{C1}$$

$$\approx I_{B1} = -I_{C1} = 0.675 \text{ mA}$$

$$\text{Here, } -I_{C1} = I_{B2}$$

$$\therefore I_{B2} = 0.675 \text{ mA}$$

$$V_{BE3} \approx V_{B3} \quad (\text{Emitter connected to gnd}) = 0.8 \text{ V}$$

$$?? \quad I_R \propto I_{B3} = \frac{V_{B3}}{1k\Omega} = \frac{0.8}{1k} = 0.8 \text{ mA}$$

$$V_{C2} = V_{B3} + V_{CE2} = 0.8 + 0.2 = 1 \text{ V}$$

Now,

$$I_{C2} = \frac{V_{CC} - V_{C2}}{1.4k} = \frac{5 - 1}{1.4k} = 2.86 \text{ mA}$$

$$I_{B2} = I_{B2} + I_{C2} = (0.675 + 2.86) = 3.53 \text{ mA}$$

$$I_{B3} = I_{E2} - I_{1k} = 3.53 - 0.8 = 2.73 \text{ mA}$$

$$I_{C3} = \frac{V_{CE} - 0.2}{4k} = \frac{5 - 0.2}{4k} = 1.2 \text{ mA}$$

$$I_{E3} = I_{B3} + I_{C3} = 2.73 + 1.2 = 3.93 \text{ mA}$$

(Ans)

20/07/25

TTL Improvement in output stages

Load capacitance


is the total capacitance that the output of a logic gate must charge or discharge during a logic transition (HIGH $\longleftrightarrow$ LOW)

This capacitance introduces delays in signal transitions, limiting switching speed.

Sources of load capacitance:

Every TTL input pin behaves like a small capacitor due to the base-emitter junction of the input BJT
{ in reverse bias condition $\rightarrow$ capacitor due to depletion region acting as dielectric between two charge regions }

$\rightarrow$ The physical wires or PCB traces connecting gates act like capacitors between trace to GND, trace/signal line to adjust signal lines.




* TTL. output must charge and discharge this load capacitance every time the logic level changes.

* If passive pull up resistor R_C is used for this purpose $\rightarrow$

time constant $R_C C_L$ is high, causing long delay time when logic level experiences a transition.

Suddenly → Shuddenly 

* Totem-pole config



$$\frac{5 - 0.2 - 0.7 - 0.4}{100} = I_x$$

$$\begin{aligned} V_0 &= V_{cc} - V_{BE4}(\text{cut in}) - V_{D0}(\text{cut in}) \\ &= 5 - 0.5 - 0.6 \\ &= 3.9V \end{aligned}$$