
simt_top

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt

simt_frontend

IC-STYLE VERILOG PIN DIAGRAM

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt

simt_pc

IC-STYLE VERILOG PIN DIAGRAM

Inputs on left • Outputs on right • Bus widths shown beside each signal




Reference: module port declarations in Prince8534/simt

simt_instruction_memory

IC-STYLE VERILOG PIN DIAGRAM


Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt


simt_decoder

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_decode_stage

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt

simt_lane

Inputs on left • Outputs on right • Bus widths shown beside each signal




simt_alu

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_core


Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt


simt_execute_stage

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_execution_top

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt

simt_branch_compare

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt

simt_branch_execute

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_branch_control

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_cfg_controller

IC-STYLE VERILOG PIN DIAGRAM

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_branch_divergence

IC-STYLE VERILOG PIN DIAGRAM


Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_control_flow


IC-STYLE VERILOG PIN DIAGRAM

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_control_top

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_thread_mask

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_split

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_split_control

IC-STYLE VERILOG PIN DIAGRAM

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt

simt_divergence_controller

IC-STYLE VERILOG PIN DIAGRAM

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_join_control

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt


ipdom_stack

Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_masked_execute

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt

simt_metrics


Inputs on left • Outputs on right • Bus widths shown beside each signal



simt_frontend_decode

IC-STYLE VERILOG PIN DIAGRAM

Inputs on left • Outputs on right • Bus widths shown beside each signal



Reference: module port declarations in Prince8534/simt