MCA-6103 (Computer Organization and Architecture)

MCA-1st CBCS/NEP

Time: 3 Hours

Max. Marks: 60

The candidates shall limit their answers precisely within the answerbook (40 pages) issued to them and no supplementary/continuation sheet will be issued.

Attempt five questions in all, select one question each B, C, D. Section E (Question-9) is from section A, compulsory. Note:

SECTION A

- mantissa and exponent are in signed-magnitude representation. What are the largest and smallest positive 36-bit floating-point binary number has eight bits plus sign for the exponent and 26 bits plus sign for the mantissa. The mantissa is a normalized fraction. Numbers in the quantities that can be represented, excluding zero? 4
- Draw and explain the circuit for error detection with even parity bit. B
- Explain, in detail, about booth multiplication algorithm with an example. 4
- Explain the process for signed magnitude addition and 9 subtraction with flow chart.

SECTION B

Design and implement 4-bit Arithmetic unit which performs ADD, ADD with carry, SUB, Sub with borrow, Increment and decrement operations. ď

e

MCA-6102

- (9) identify the crucial features to design the instruction set architecture for a specific purpose processor. œ
- What is RTL (Register Transfer Language)? What is its (9) significance? Explain with suitable examples. d
- Design a 4-bit combinational circuit decrementer using our full-adder circuits. B

SECTION C

- micro-programmed control. Is it possible to have a Explain the difference between hardwired control and hardwired control associated with a control memory? (6) Y. 5
- Explain about address sequencing in control memory with neat diagrams. m
- Convert the following arithmetic expressions from infix to reverse Polish notation. ď 9
- A * B + C * D + E * F
- A * B + A * (B * D + C * E)
- (9) Explain hardware organization of micro programmed control unit. B

SECTION D

- What is virtual memory? Explain the relation between address space and memory space in a virtual memory system along with its memory table for mapping. d
- What is Cache memory? And explain different types of mapping procedures for cache memory with examples. B

[P.T.O.]

- A. With a neat schematic, explain about DMA controller and its mode of data transfer. (6)
 - Classify and describe the possible modes of data transfer to and from peripherals with examples. (6)

SECTION E (Compulsory)

- 9. a) What is Locality of Reference?
 - List out the Register transfer notations for Arithmetic Micro Operations.
 - c) Why is Hard disk preferred as secondary storage device rather than SRAM?
 - d) Explain Associative Memory.
 - e) What do you understand by register transfer language?
 - f) Differentiate between computer architecture and computer organisation. (6×2=12)