3. Combinational Circuits II


Aims

• to show how logic gates can be combined to produce useful circuits such as

decoders and adders

- to show how individual combinational circuits can be combined to produce a simple ALU¹
- to introduce a simple *memory storage* device called a register

3.1 Decoders




- A decoder is a combinational circuit that converts binary information from
 - *n* inputs to a maximum of
 - 2ⁿ unique outputs
- A decoder takes an
 n-bit number as input and uses
 it to select (set to 1) exactly
 one of the 2ⁿ outputs

In00	In01	NOT_In00	NOT_In01	OutO	Outl	Out2	Out3
0	0	1	1		Ō	0	0
0	1	1	0	0	1	0	0
1	0	0	1	0	0	1	0
1	1	0	0	0	0	0	1


3.1.1

Line Decoders



- For each possible input combination there are seven outputs that are equal to 0 and only one that is equal to 1.
- The output equal to **1** represents the equivalent of the binary number that is applied to the inputs.


A	В	C	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



A	В	C	D0	D1	D2	D3	D4	D5	D6	D 7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	- 1	.0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	- 1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	- 1	0	0
1	1	0	0	0	0	0	0	0	1	0_
1	1	1	0	0	0	0	0	0	0	1

Application:


device selector







MOTOROLA SN54/74LS138

1-OF-8 DECODER/ DEMULTIPLEXER








П			INP	UTS						OU.	TPUTS			
П	E ₁	E ₂	E ₃	A ₀	A ₁	A ₂	00	01	02	03	04	05	06	07
П	Н	Х	X	Х	X	Х	Н	Н	Н	Н	Н	Н	Н	Н
П	X	н	X	Х	X	X	Н	Н	Н	Н	Н	Н	Н	Н
П	X	X	L	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
П	L	L	н	L	L	L	L	н	н	н	н	н	н	н
П	L	L	н	н	L	L	н	L	н	н	н	н	н	н
П	L	L	Н	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
П	L	L	Н	н	Н	L	Н	Н	Н	L	Н	Н	Н	н
П	L	L	Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н
П	L	L	Н	н	L	Н	Н	Н	Н	Н	Н	L	н	Н
П	L	L	Н	L	н	Н	Н	Н	Н	Н	Н	Н	L	Н
ı	L	L	Н	Н	Н	Н	н	Н	Н	Н	Н	Н	Н	L

H = HIGH Voltage Level L = LOW Voltage Level

X = Don't Care



3.2.1

Half Adder

• A **half adder** is an arithmetic circuit that performs the


addition of two bits

- The circuit has two inputs (A, B) and two outputs (Sum, Carry)
- Two outputs are necessary because the

sum of two binary digits ranges from **0** to **2**

and

the binary equivalent of 2 requires **two** digits



А	ь	эшп	Carry
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

2

0+0 = 0 0+1 = 1 1+0 = 1

Output: Carry -

ΑА

represents the

carry to the next

leftward position

1+1 = **10**

The simple addition performed by a **half adder** can consist of *four* possible operations:

A	B	Carry	Sum
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

3.2.2


Full Adder

- addition of three bits A full adder is a circuit that performs the
- The name of the circuit stems from the fact that

full adder **two half adders** are joined together to create a

• The circuit has **three** inputs (A, B, Carry in) and two outputs (Sum, Carry out)


A	В	CarryIn	CarryOut	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



Two outputs are necessary because the sum of three binary digits ranges from 0 to 3 and the binary equivalent of 2 or 3

A	В	Carry in	Carry out	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

To build an adder for two 8-bit numbers the full adder is replicated eight times




- The **carry out** of one full adder is used as the carry in into its left neighbour
 - The carry into the rightmost bit is set to 0.

This type of adder is called a

ripple carry adder

because the addition cannot complete until the carry has rippled all the way across the adders



SN7480 . . . J OR N PACKAGE


74 80 Gated Full Adder


description

These single-bit, high-speed, binary full adders with gated complementary inputs, complementary sum $(\Sigma \text{ and } \overline{\Sigma})$ outputs and inverted carry output are designed for medium-and high-speed, multiple-bit, parallel-add/serial-carry application. These circuits (see schematic) utilize diode-transistor logic (DTL) for the gated inputs, and high-speed, high-fan-out transistor-transistor logic (TTL) for the sum and carry outputs and are entirely compatible with the TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

| TOP VIEW | State | Top VIEW | State | Top VIEW | State | Top VIEW | Top VI







IN	IPU1	rs	OUT	PUT	rs
Cn	В	A	Ĉ _{n+1}	Σ	Σ
L.	L	L	Н	Н	Ł
L	L	н	н	L	н
L	н	L	н	L	н
L	н	Н	L	Н	L
н	L	Ł	н	L	н
н	L	Н	L	н	L
н	Н	L	L	н	L
н	н	н	L	L	н


H = high level, L = low level


NOTES: 1. A = \overline{A}_C + $\overline{A}*$ + A1*A2, B = \overline{B}_C + $\overline{B}*$ + B1*B2.

- 2. When A* is used as an input, A1 or A2 must be low. When B* is used as an input, B1 or B2 must be low.
- 3. When A1 and A2 or B1 and B2 are used as inputs, A* or B*, respectively, must be open or used to perform dot-AND logic.

LOGIC SYMBOL

74 83A Full Adder





FUNCTIONAL TRUTH TABLE

C (n-1)	A _n	B _n	Σ_{n}	C _n
L	L	L	L	L
L	L	Н	Н	L
L	Н	L	Н	L
L	Н	Н	L	Н
Н	L	L	Н	L
Н	L	Н	L	Н
Н	Н	L	L	Н
Н	Н	Н	Н	Н

C₁ — C₃ are generated internally

C₀ — is an external input

C₄ — is an output generated internally

FUNCTIONAL DESCRIPTION

The LS83A adds two 4-bit binary words (A plus B) plus the incoming carry. The binary sum appears on the sum outputs $(\Sigma_1 - \Sigma_4)$ and outgoing carry (C₄) outputs.

 $C_0 + (A_1+B_1)+2(A_2+B_2)+4(A_3+B_3)+8(A_4+B_4) = \sum_{1}+2\sum_{2}+4\sum_{3}+8\sum_{4}+16C_4$

Where: (+) = plus

Due to the symmetry of the binary add function the LS83A can be used with either all inputs and outputs active HIGH (positive logic) or with all inputs and outputs active LOW (negative logic). Note that with active HIGH Inputs, Carry Input can not be left open, but must be held LOW when no carry in is intended.

Example

	C ₀	Α1	A_2	А3	A ₄	B ₁	B ₂	Вз	B ₄	Σ_1	Σ_2	Σ_3	Σ_4	C ₄
Logic Levels	L	L	Н	L	Н	Ξ	L	L	Н	Ξ	Н	L	L	Н
Active HIGH	0	0	1	0	1	1	0	0	1	1	1	0	0	1
Active LOW	1	1	0	1	0	0	1	1	0	0	0	1	1	0

(10+9 = 19)


(carry+5+6 = 12)

4.1 ALU – Arithmetic Logic Unit


The heart of every computer is a processor, or **CPU** (Central Processing Unit)


CPUs consist of an ALU and a Control Unit


The ALU is a circuit, used in the CPU for performing Arithmetic and (Boolean) Logical operations





Now let's see how each of the function codes affect the operation of the one-bit ALU for all binary input values















































1-bit ALUs allow computer designers to build an ALU of any desired size




When present it increments (adds 1) to the result, allowing the computation of sums such as A+1


Common symbol used for an ALU





74181 bit slice Arithmetic & Logic Unit





4.2 Memory

Combinational circuits

outputs dependent on

present input values

Sequential circuits

outputs depend on

present input values, and on past input values

Flip-Flops 4.2.1

- Sequential circuit that forms the basic building block of memory
 - stores a single bit

Flip

output changes from

output changes from

4.2.2

D-type Flip-Flops


Two inputs:

is the data input value (the data bit that the flip-flop is to store)

EN is the **enable** control input.

Standard symbol
74 79
D Q
SEN

- Output Q only changes on the transition of EN signal from one specified logic level to the other logic level.
- without a transition the output will not change even if the input D does.
- This is known as "edge triggering"
 - positive (0 to 1) vs negative (1 to 0) edge triggering.



Operation of the flip-flop can be clarified by a simplified truth table.


Q	D	EN
Q	0	0
Q	1	0
0	0	1
1	1	1

Q output becomes the value of **D** after the activating transition of the **EN** signal.

Registers

CPU also contains registers

- small, high-speed memory used to store temporary results and control information
- each register holds one value
- To store eight bits, eight flip-flops must be combined



EN = 0

• flip-flops do not record the data being input to them, **Q** outputs remain unchanged

EN = 1

• flip-flops record the data on their **D** inputs and output it to their **Q** outputs

EN returns to 0

Q outputs do not change and the data remains frozen in the flip-flops

References

 http://eceresearch.unm.edu/pollard/classes/338/lademo/Lo okAheadDemo.htm