# VLSI Lab Report Assignment 3 Annexure 1

## **BCSE 4th Year 2nd Semester**

Name: Priti Shaw

Roll No.: 001710501076


Batch: A3

#### 1. Description


Design 4 X 16 decoder using 2 X 4 decoders using generate statement. Write a test bench using a behavioral statement.

A decoder is a combinational circuit that has N input lines and a maximum of  $2^N$  output lines. One of these outputs will be active high based on the combination of inputs present when the decoder is enabled. That means the decoder detects a particular code. A 4 to 16 decoder has 4 input lines and 16 output lines. An enable input is provided to switch the decoder on and off.

#### 2. Block Diagram



# 3. Circuit Diagram



## 4. Entity

```
entity Annexure1 is
    Port ( enable : in STD_LOGIC;
        input : in STD_LOGIC_VECTOR (3 downto 0);
        output : out STD_LOGIC_VECTOR (15 downto 0));
end Annexure1;
```

## 5. Truth Table

	Output																			
е	i <sub>3</sub>	i <sub>2</sub>	i <sub>1</sub>	i <sub>0</sub>	O <sub>15</sub>	O <sub>14</sub>	O <sub>13</sub>	O <sub>12</sub>	O <sub>11</sub>	O <sub>10</sub>	09	<b>O</b> <sub>8</sub>	<b>O</b> <sub>7</sub>	<b>O</b> <sub>6</sub>	<b>O</b> <sub>5</sub>	<b>O</b> <sub>4</sub>	<b>O</b> <sub>3</sub>	02	<b>O</b> <sub>1</sub>	<b>O</b> <sub>0</sub>
0	Х	Х	Χ	X	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
1	0	1	1	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0
1	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
1	1	0	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0
1	1	0	1	1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 6. Architecture

#### 7. TestBench

```
ENTITY Annexure1_TestBench IS
END Annexure1 TestBench;
ARCHITECTURE behavior OF Annexure1_TestBench IS
    -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT Annexure1
    PORT(
         enable : IN std logic;
         input : IN std_logic_vector(3 downto 0);
        output : OUT std_logic_vector(15 downto 0)
        );
    END COMPONENT;
   --Inputs
   signal enable : std logic := '0';
   signal input : std_logic_vector(3 downto 0) := (others => '0');
   --Outputs
   signal output : std_logic_vector(15 downto 0);
```

```
BEGIN
     -- Instantiate the Unit Under Test (UUT)
  uut: Annexure1 PORT MAP (
          enable => enable,
          input => input,
          output => output
        );
   -- Stimulus process
  stim_proc: process
     variable k,j,a:integer;
  begin
            if enable='0' then
                  enable<='1';
            elsif enable='1' then
                  enable<='0';
            end if;
            for k in 0 to 15 loop
                  j:=k;
                  a:=0;
                  while a<4 loop
                        if (j rem 2)=0 then
                              input(a)<='0';
                        elsif (j rem 2)=1 then
                              input(a)<='1';
                        end if;
                        j:=j/2;
                        a:=a+1;
                  end loop;
            wait for 1 ps;
            end loop;
  end process;
END;
```

#### 8. Timing Diagram

