```
P09:

STMFD SP! ,{R4 - R7 ,LR}

ADDS R9 ,R5 ,R7

ADCS R8 ,R4 ,R6

LDMFD SP! ,{R4 - R7 ,PC}
```

```
P09:
           SP!
                   ,{R4 - R7
                               ,LR}
   @ A is represented as R4 R5 where R4 has higher byte and R5 has lower byte
   @ B is represented as R6 R7 where R6 has higher byte and R7 has lower byte
   ADDS
                               ,R7 @ Here R5 and R7 are added and stored in R9
                                   @ Carry bit if generated is stored in CPSR Register
                               ,R6 @ Here R4 and R6 are added along with the carry bit
   ADCS
           R8
                   ,R4
                                   @ generated in the previous step and stored in R8
   @ A + B is stored in R8 R9, R8 being the higher byte and R9 being the lower byte
   LDMFD SP!
                   ,{R4 - R7
                               ,PC}
```


```
P09:
  STMFD SP!
               \{R4 - R7, LR\}
  ADDS
         R9
               ,R5
                        ,R7
               ,R4
                        ,R6
  ADCS
         R8
  LDMFD SP!
               ,{R4 - R7 ,PC}
P10:
               \{R2 - R7, LR\}
         SP!
  MOV
         R0
               ,R5
         R5
               .R4
  MOV
  MOV
        R4
               ,R3
         P09
  MOV
         R10
               ,R9
  MOV
         R9
               ,R8
         R5
               ,R0
  MOV
  ADC
               ,R2
                        ,R5
        R8
               ,{R2 - R7 ,PC}
  LDMFD SP!
```

```
1 \sim P09:
         STMFD
                          R4 - R7
                 SP!
                                       ,LR}
         ADDS
                 R9
                          , R5
                                       , R7
                          , R4
         ADCS
                 R8
                                       , R6
         LDMFD
                 SP!
                          R4 - R7
                                       ,PC}
 7 \sim P10:
                                      ,LR}
                          ,{R2 - R7
         STMFD
                 SP!
         @ A is represented as R2 R3 R4 where R2 is the MSB and R4 is the LSB
         @ B is represented as R5 R6 R7 where R5 is the MSB and R7 is the LSB
11
         MOV
                 R0
                          .R5
12
         MOV
                 R5
                          , R4
13
         MOV
                 R4
                          ,R3
14
                 P09
         BL
15
         MOV
                 R10
                          , R9
16
         MOV
                 R9
                          , R8
17
         MOV
                 R5
                          , R0
18
         ADC
                 R8
                          ,R2
                                       , R5
19
         @ A + B is stored in R8 R9 R10, R8 being the MSB and R10 being the LSB
20
         LDMFD
                 SP!
                          ,{R2 - R7
                                       ,PC}
```

```
P09:
  STMFD SP! ,{R4 - R7 ,LR}
  ADDS
              ,R5
                       ,R7
        R9
              ,R4
  ADCS
        R8
                       ,R6
              ,{R4 - R7 ,PC}
  LDMFD SP!
P10:
              \{R2 - R7, LR\}
  STMFD
         SP!
  MOV
         R0
              ,R5
             ,R4
  MOV
         R5
              ,R3
  MOV
         R4
         P09
  MOV
         R10
              ,R9
  MOV
        R9
             ,R8
             ,R0
  MOV
       R5
              ,R2
  ADC R8
                       ,R5
              ,{R2 - R7 ,PC}
  LDMFD SP!
MAIN:
             ,#0
        R2
  MOV
             ,#4294967295
  MOV
        R3
             ,#4294967295
  MOV
        R4
             ,#0
  MOV
        R5
             ,#0
  MOV
        R6
             ,#1
  MOV
        R7
        P10
```

```
P09:
                          R4 - R7
         STMFD
                 SP!
                                       ,LR}
         ADDS
                 R9
                          , R5
                                       , R7
         ADCS
                 R8
                          ,R4
                                       , R6
         LDMFD
                          R4 - R7
                                       ,PC}
                 SP!
 6
    P10:
         STMFD
                 SP!
                          ,{R2 - R7
                                       ,LR}
        MOV
                          , R5
                 R0
10
        MOV
                 R5
                          , R4
11
        MOV
                 R4
                          ,R3
12
         BL
                 P09
13
        MOV
                 R10
                          , R9
14
        MOV
                 R9
                          , R8
15
        MOV
                 R5
                          , R0
16
         ADC
                          ,R2
                 R8
                                       , R5
17
         LDMFD
                 SP!
                          R2 - R7
                                       ,PC}
19
    MAIN:
20
         @ A is represented as R2 R3 R4 where R2 is the MSB and R4 is the LSB
         @ B is represented as R5 R6 R7 where R5 is the MSB and R7 is the LSB
21
22
        MOV
                 R2
                          ,#0
23
        MOV
                 R3
                          ,#4294967295
        MOV
24
                 R4
                          ,#4294967295
19
    MAIN:
20
        @ A is represented as R2 R3 R4 where R2 is the MSB and R4 is the LSB
21
        @ B is represented as R5 R6 R7 where R5 is the MSB and R7 is the LSB
22
        MOV
                R2
                         ,#0
                         ,#4294967295
23
        MOV
                R3
24
        MOV
                         ,#4294967295
                R4
25
        MOV
                 R5
                         ,#0
        MOV
26
                R6
                         ,#0
27
                         ,#1
        MOV
                R7
28
        @ A + B is stored in R8 R9 R10, R8 being the MSB and R10 being the LSB
29
        BL
                 P10
```


ARMsim window:



```
MAIN:
      R1 #0b1011000000000000000000000001111
 MOV
       P14
P14:
          ,#1
 MOV R4
           ,#0
 MOV R2
 MOV R5
           ,#0
     AND
           R3
                ,R1 ,#1
     CMP
           R3
                ,#1
     ADDEQ R5
                ,R5
                    ,#1
     CMPNE R5
               ,#0
     ADDNE
                ,R2
                     ,#1
           R2
     MOVNE
           R5
                ,#0
     MOV
              ,R1
                     ,LSR #1
           R1
     ADD
           R4
                ,R4
                     ,#1
     CMP R4
                ,#32
     BLE .LOOP
 CMP R3 ,#1
 ADDEQ R2 ,R2 ,#1
```

1	MAIN:						
2	MOV	R1	,#0b101100000000000000000000001111				
3	В	P14					
4							
5	P14:						
6	MOV	R4	,#1	@loop	variable		
7	MOV	R2	, #0	@count	er		
8	MOV	R5	, #0	@temp	variable		
9	.L00P:						
10		AND	R3	,R1	,#1		@extracts the LSB
11		CMP	R3	,#1			@value in r3 is 1 or not
12		ADDEQ	R5	, R5	,#1		
13		CMPNE	R5	, #0			
14		ADDNE	R2	, R2	,#1		
15		MOVNE	R5	, #0			
16		MOV	R1	,R1	, LSR	#1	<pre>@prepare for next iteration</pre>
17		ADD	R4	, R4	,#1		@counter++
18		CMP	R4	, #32			@checks the loop condition
19		BLE	.L00P				@branch if it is less than 32
20	СМР	R3	,#1				
21	ADDEQ	R2	, R2	,#1			

ARMsim window:



- The question asked me to use conditional statements as much as possible. I tried my best to do so:-
- My code will witness conditional statements a total of 161 times in the runtime.
- In the loop there are 5 different conditional statements :

ADDEQ

 It will add only when the 'Z' flag in CPSR register is set to '1' thanks to the previous compare statement.

CMPNE

 It will compare only when the 'Z' flag in CPSR register is set to '0' thanks to the previous compare statement.

ADDNE

 It will add only when the 'Z' flag in CPSR register is set to '0' thanks to the previous compare statement.

MOVNE

 It will move only when the 'Z' flag in CPSR register is set to '0' thanks to the previous compare statement.

BLE

- It will branch only when the 'N' flag in CPSR register is set to '1' thanks to the previous compare statement.
- The above statement are in a loop which will run 32 times each, thus making a total of 160 times.
- Apart from them I have added one more ADDEQ statement in the end which will be executed once thus taking the total count to 161.

CODE :

```
MAIN:
               ,#0
  MOV
         R2
               ,#4294967295
         R3
  MOV
  MOV
               ,#4294967295
         R4
         R5
  MOV
               ,#0
  MOV
         R6
               ,#0
               ,#1
  MOV
         R7
        P10
  В
P09:
  ADDS
                       ,R7
               ,R5
         R9
  ADCS
                       ,R6
         R8
               ,R4
         P10HELP
  В
P10:
  MOV
               ,R5
         R0
  MOV
               ,R4
         R5
               ,R3
  MOV
         R4
         P09
  В
P10HELP:
               ,R9
  MOV
         R10
  MOV
               ,R8
         R9
  MOV
               ,R0
         R5
```

,R2

,R5

ADC

R8

Open	Run	250	Step	Reset
1 MAI	N ±			
2	MOV	R2	, #0	
3	MOV	R3	,#4294967	295
4	MOV	R4	,#4294967	
5	MOV	R5	, #0	
6	MOV	R6	, #0	
7	MOV	R7	, #1	
8	В	P10		
9				
10 P09				
	ADDS	R9	, R5	,R7
12	ADCS	R8	,R4	,R6
13	В	P10HELP		
14				
15 P10				
	MOV	R0	, R5	
17	MOV	R5	,R4	
18	MOV	R4	,R3	
19 20 P10	В	P09		
20 PIU	MOV	R10	D Q	
22	MOV	RIU R9	,R9 ,R8	
23	MOV	R5	,R0	
24	ADC	R8	,R2	, R5
2 3	ADC	100	, KE	,10
		•		

Register	Value	
R0	0	
R1	0	
R2	0	
R3	-1	
R4	-1	
R5	0	R11
R6	0	R12
R7	1	SP
R8	1	LR
R9	0	PC
R10	0	CPSR

Code:

```
MAIN:
              ,#0b10110000000000000000000000001111
    MOV
          R1
          P14
    В
P14:
    MOV
          R4 ,#1
               ,#0
    MOV
          R2
    MOV
               ,#0
          R5
    .LOOP:
          AND
                 R3
                      ,R1 ,#1
          CMP
                      ,#1
                 R3
                      ,R5
                          ,#1
          ADDEQ R5
          CMPNE R5
                      ,#0
          ADDNE R2
                      ,R2
                          ,#1
          MOVNE R5
                      ,#0
                     ,R1
          MOV
               R1
                          ,LSR
                                #1
                     ,R4
                          ,#1
          ADD
               R4
          CMP
                     ,#32
                R4
          BLE
                .LOOP
    CMP
           R3
                ,#1
    ADDEQ R2
                ,R2
                    ,#1
```

Open	Run	1	Step	Rese	t		
1 MA	IN:						
	MOV	R1	,#0b101	11000000	00000000	00000000	001111
	В	P14					
	4:						
	MOV	R4	,#1				
	MOV	R2	, #0				
	MOV	R5	, #0				
	.LOOP:						
		AND	R3	,R1	,#1		
		CMP	R3	,#1			
		ADDEQ	R5	, R5	, #1		
		CMPNE	R5	,#0			
		ADDNE	R2	, R2	,#1		
		MOVNE	R5	,#0	TOD	#1	
		MOV	R1	,R1	,LSR	₩ 1	
		ADD CMP	R4 R4	,R4 ,#32	,#1		
		BLE	LOOP	, # 3 2			
	CMP	R3	,#1				
	ADDEQ	R2	, R2	,#1			
	NDDEQ	X.E	, 102	, 11 ±			

Register	Value		
R0	0		
R1	0		
R2	3		
R3	1		
R4	21		
R5	1	R11	0
R6	0	R12	0
R7	0	SP	10000
R8	0	LR	0
R9	0	PC	100c4
R10	0	CPSR	60000013

Code :

```
.global _start
_start:
MAIN:
```

,#0 MOV R2 MOV R3 ,#4294967295 MOV ,#4294967295 R4 MOV R5 ,#0 MOV R6 ,#0 MOV R7 ,#1 В P10

P09:

ADDS R9 ,R5 ,R7 ADCS R8 ,R4 ,R6 B P10CHILD


P10:

MOV R0 ,R5 MOV R5 ,R4 MOV R4 ,R3 B P09

P10CHILD:

MOV R10 ,R9 MOV R9 ,R8 MOV R5 ,R0 ADC R8 ,R2 BX LR

,R5



.LOOP:

Code: .global _start _start: MAIN: ,#0b10110000000000000000000000001111 MOV R1 P14 В P14: MOV R4 ,#1 ,#0 R2 MOV MOV R5 ,#0

```
R3
         AND
                      ,R1
                           ,#1
         CMP
                 R3
                      ,#1
         ADDEQ
                 R5
                      ,R5
                           ,#1
         CMPNE
                 R5
                      ,#0
         ADDNE
                      ,R2
                R2
                            ,#1
         MOVNE
                 R5
                       ,#0
                       ,R1
         MOV
                                  #1
                 R1
                            ,LSR
                            ,#1
         ADD
                 R4
                       ,R4
         CMP
                 R4
                       ,#32
         BLE
                 .LOOP
CMP
       R3
            ,#1
ADDEQ R2
            ,R2
                ,#1
```

