Design and Development of Network Interface Subsystem for AJIT Processor-based SoC

Master's Thesis

Submitted in partial fulfillment of the requirements for the degree of

Master of Technology Integrated Circuits and Systems

by

Mr. Harshad Bhausaheb Ugale Roll No. 20307R008

under the supervision of **Prof. Madhav P. Desai**



Department of Electrical Engineering

INDIAN INSTITUTE OF TECHNOLOGY BOMBAY Powai, Mumbai - 400076 June 2023