Bidyut Kr. Patra

Book: P.Hayes. Computer Architecture and Organization, McGraw-Hill

Control Design: Hardwired Approach

Outline

- Method 1: Classical Method of sequential circuit design. (Optimized in terms of Flip-flop (FF) requirement)
- Method 2: One hot method. (Simple circuit)

### Classical Method:GCD Processor

 Design a control unit for GCD processor using Classical method.

### **GCD** Processor

#### Procedure for computing GCD in HDL

```
gcd(in:X, Y;out:Z)
```

- register XR, YR, TEMPR;
- $XR := X; YR := Y; \{Input the data\}$
- while (XR > 0) do begin if  $(XR \le YR)$  then begin
  - TEMPR:=YR;
  - YR:=XR;
  - $\textbf{3} \quad XR := TEMPR; \ \{ \ Swap \ XR \ and \ YR \}$
- XR:=XR-YR; {Subtract}
- Z := YR {Output the result} end gcd;

## Example


$$X = 20, Y = 12$$

Conditions		Actions	
		XR := 20; YR = 12;	
XR > 0:	XR > YR:	XR := XR - YR = 8;	
XR > 0:	XR <= YR:	XR := 12; YR = 8;	;XR = XR - YR = 4;
XR > 0:	XR <= YR:	XR := 8; YR = 4;	;XR = XR - YR = 4;
XR > 0:	XR <= YR:	XR := 4; YR = 4;	;XR = XR - YR = 0;
XR <= 0		Z=4	

Table: Example

$$GCD(20, 12) = 4.$$

### Hardware for GCD Processor



### State Table for Control Unit of GCD Processor

Design the State Table defining the Control Unit of the GCD Processor.

### **GCD** Processor

#### Procedure for computing GCD in HDL

```
gcd(in:X, Y;out:Z)
```

- register XR, YR, TEMPR;
- ② XR := X; YR := Y; {Input the data:  $S_0$ }
- while (XR > 0) do begin if  $(XR \le YR)$  then begin
  - TEMPR:=YR;
  - YR:=XR;
  - **3** XR:=TEMPR; { Swap XR and YR:  $S_1$ }
- **4** XR:=XR-YR; {Subtract:  $S_2$ }

 $Z := YR \{ \text{Output the result:} S_3 \}$  end gcd;

### State Table

Table: State Table of Control Unit (GCD Processor)

State	Inputs $XR > 0$									
	$XR \geq YR$									
	0- 10 11		Subtract	Swap	SelectXY	LoadXR	LoadYR			
$S_0$	<b>S</b> <sub>3</sub>	$S_1$	$S_2$	0	0	1	1	1		
$S_1$	<b>S</b> <sub>2</sub>	$S_2$	$S_2$	0	1	0	1	1		
$S_2$	<b>S</b> <sub>3</sub>	$S_1$	$S_2$	1	0	0	1	0		
<i>S</i> <sub>3</sub>	<b>S</b> <sub>3</sub>	<b>S</b> <sub>3</sub>	<b>S</b> <sub>3</sub>	0	0	0	0	0		

## Steps of Classical Design Method

- Construct a P-row state table that defines the desired input-output behaviour.
- ② Select minimum number p of D-type flip-flops and assign p-bit binary code to each state.  $\{S_0: 00, S_1: 01, S_2: 10, S_3: 11\}$
- **3** Design a combinational circuit C that generate the primary output signal  $\{z_i\}$  and secondary outputs  $\{D_i\}$  that must be applied to the FFs.

#### Table: Excitation Table for the control unit of GCD Processor


	Р	'S	N	IS	Outputs					
XR > 0	$> 0 \mid (XR >= YR)$		$D_0$	$D_1^+$	$D_0^+$	Sub	Sw	XY	XR	YR
0	d	0	0	1	1	0	0	1	1	1
0	d	0	1	1	0	0	1	0	1	1
0	d	1	0	1	1	1	0	0	1	0
0	d		1	1	1	0	0	0	0	0
1	0	0	0	0	1	0	0	1	1	1
1	0	0	1	1	0	0	1	0	1	1
1	0	1	0	0	1	1	0	0	1	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	1	0	0	0	1	1	1
1	1	0	1	1	0	0	1	0	1	1
1	1	1	0	1	0	1	0	0	1	0
1	1	1	1	1	1	0	0	0	0	0


## Steps of Classical Design Method

- Construct a P-row state table that defines the desired input-output behaviour. √
- Select minimum number p of D-type flip-flops and assign p-bit binary code to each state. √
- **3** Design a combinational circuit C that generate the primary output signal  $\{z_i\}$  and secondary outputs  $\{D_i\}$  that must be applied to the FFs.

#### Table: Excitation Table for the control unit of GCD Processor

	Р	S	NS Outputs			S				
XR > 0	$> 0 \mid (XR >= YR)$		$D_0$	$D_1^+$	$D_0^+$	Sub	Sw	XY	XR	YR
0	d	0	0	1	1	0	0	1	1	1
0	d	0	1	1	0	0	1	0	1	1
0	d	1	0	1	1	1	0	0	1	0
0	d	1	1	1	1	0	0	0	0	0
1	0	0	0	0	1	0	0	1	1	1
1	0	0	1	1	0	0	1	0	1	1
1	0	1	0	0	1	1	0	0	1	0
1	0	1	1	1	1	0	0	0	0	0
1	1	0	0	1	0	0	0	1	1	1
1	1	0	1	1	0	0	1	0	1	1
1	1	1	0	1	0	1	0	0	1	0
1	1	1	1	1	1	0	0	0	0	0






Subtract = 
$$\overline{D}_0 \cdot D_1$$
  
Swap =  $\overline{D}_1 \cdot D_0$   
Salect  $xy = \overline{D}_0 \cdot \overline{D}_1$   
Lead  $xR = \overline{D}_1 \overline{D}_0 + \overline{D}_1 \overline{D}_0 + \overline{D}_1 \overline{D}_0$   
=  $\overline{D}_0 \cdot (\overline{D}_1 + \overline{D}_1) + \overline{D}_1 \cdot D_0$   
=  $(\overline{D}_0 + \overline{D}_1) \cdot (\overline{D}_0 + \overline{D}_0)$   
Lead  $xR = \overline{D}_1$ 

## Step 3: Generate output signals

$$D_1^+ = \overline{XR} > \overline{0} + (XR \ge YR) + D_0$$
 $D_0^+ = D_1.D_0 + \overline{(XR \ge XY)}.\overline{D_0} + \overline{(XR > 0)}.\overline{D_0}$ 
 $Subtract = D_1.\overline{D_0}$ 
 $Swap = \overline{D_1}.D_0$ 
 $SelectXY = \overline{D_1}.\overline{D_0}$ 
 $LoadXR = \overline{D_0} + \overline{D_1}$ 
 $LoadYR = \overline{D_1}$ 

Table: Outputs of the Control ckt.



### One-hot Method

- No need to have excitation table for designing the circuit. The P-row state table is sufficient.
- ② Associate a separate D-type flip-flop  $D_i$  with each state  $S_i$ , and assign the P-bit one-hot binary code  $D_1, D_2, \ldots, D_i, D_{i+1}, \ldots, D_P = 00 \ldots 10 \ldots 0$
- **3** Design a combinational circuit C that generates the primary and secondary output signals  $\{z_i\}$  and  $\{D_i\}$ , respectively.

## Designing the Combinational Circuit from State Table

- $D_i^+ = \sum_{i=1}^P D_i(I_{j,1} + I_{j,2} + \ldots + I_{j,n_j})$  where,  $I_{j,1} + I_{j,2} + \ldots + I_{j,n_j}$  are the all input combinations that cause a transition from  $S_j$  to  $S_i$ . Identify all transitions  $(PS \to NS)$  involving next state as  $S_i$ .
- $z_k = D_{k,1} + D_{k,2} \dots + D_{k,m_h}$ Identify the present states for which  $z_k = 1$ , then take combination of all those present states (ORing)

### State Table

Table: State Table of Control Unit (GCD Processor)

	State	Inputs $XR > 0$			0 Outputs					
		$XR \geq YR$								
		0- 10 11		Subtract	Swap	SelectXY	LoadXR	LoadYR		
	$S_0$	<b>S</b> <sub>3</sub>	$S_1$	$S_2$	0	0	1	1	1	
	$S_1$	$S_2$	$S_2$	$S_2$	0	1	0	1	1	
Ī	$S_2$	<b>S</b> <sub>3</sub>	$S_1$	<b>S</b> <sub>2</sub>	1	0	0	1	0	
	<i>S</i> <sub>3</sub>	<b>S</b> <sub>3</sub>	<b>S</b> <sub>3</sub>	<i>S</i> <sub>3</sub>	0	0	0	0	0	

 $S_0: 0001; S_1: 0010; S_2: 0100; S_3: 1000$ 

## Design the circuit

- $0 \rightarrow S_0 : D_0^+ = 0$
- ②  $\to S_1: S_0 \to S_1; S_2 \to S_1$  $D_1^+ = D_0.(XR > 0)\overline{(XR \ge YR)} + D_2.(XR > 0)\overline{(XR \ge YR)}$
- $\begin{array}{c} \bullet \to S_3: \ S_0 \to S_3(0-); S_2 \to S_3(0-); \ S_3 \to S_3(0-,10,11) \\ D_3^+ = D_3 + D_2.(XR > 0) + D_0.(XR > 0) \end{array}$

### State Table

Table: State Table of Control Unit (GCD Processor)

State	Inputs $XR > 0$			Outputs							
	$XR \geq YR$										
	0- 10 11		Subtract	Swap	SelectXY	LoadXR	LoadYR				
$S_0$	<b>S</b> <sub>3</sub>	$S_1$	$S_2$	0	0	1	1	1			
$S_1$	$S_2$	<b>S</b> <sub>2</sub>	$S_2$	0	1	0	1	1			
$S_2$	<b>S</b> <sub>3</sub>	$S_1$	<b>S</b> <sub>2</sub>	1	0	0	1	0			
<i>S</i> <sub>3</sub>	<b>S</b> <sub>3</sub>	<i>S</i> <sub>3</sub>	<i>S</i> <sub>3</sub>	0	0	0	0	0			

 $S_0: 0001; S_1: 0010; S_2: 0100; S_3: 1000$ 

# Primary Signals

- Subtract= $D_2$
- $\bigcirc$  Swap= $D_1$
- Select  $XY = D_0$
- **1** Load  $XR = D_0 + D_1 + D_2$
- **5** Load  $YR = D_0 + D_1$

### THANK YOU