



Numerical:-

- ·) Cache block-size = 8 words (3-bit)
- .) One Cycle is required to send mm address form CPU to Main Memory.
- .) 8 Clock cycle for accessing first word in a module
- 4 Clock Cycles for accessing subsequent words From same module
- 1.) I Clock cycle for sending one wood to Cache.

Find Time recuired to send a block to cache.

In this we are not calculating Cycle from DBR to Cache as included inside 4 + 4,+ 4.+4 +4+4

Koo one wood

CPU to mm

For the first wood

+ 1 DBR bolache.

·) As things are available parallely, but for the. læst word transfer, we need another cycle for DBR to cache.

=) 1+8+(7xA)+1= 38 cycles

.) In case of memory interest leaving; + 4 = 17 cycles As these is a single nexit data line, so to transfer four the last 4 woods from moods each module we need First Four woods 1+1+1+1 = 4 cycle. one wood in diff modules from each is townsferred modele is available in DBF Here, 8 cycles in the Bood above includes parallel data addressing.