



Memory - Interfacing: - (Not in Syllabus now, It will be covered in microprocessor subject)




\* As there are 16 address-lines, But, only 10 are used for 1024x8 memory-chip. So, Rest are input into NAND gate & its output is connected to chip-select (CS).

# Memory Hierarchy:



# Memory Hierarchy & Mapping (Hamacher / Stallings):




$$|C| \ll |M|$$

Size of Cache << Size of Main memory

→ Processor wants to read a particular word. Address (i.e., 101) is generated.

→ Block will be sent to cache-memory & word will be sent to processor.

# Cache Operation :-



Important :-

We already know that :-  
 $|c| \ll |m|$

• Locality of Reference :-

- Temporal : Some types of locations can be accessed repeatedly.
- Spatial : In most of the case, next word be accessed in cache memory & words are stored consecutively.

⇒ Mapping Scheme :-

How to allocate Main-memory on smaller sized cache memory? (Here, we ~~are~~ know that cache memory do it because of locality of reference. But that is not topic now)

① Direct Mapping :-

Assume Block-size <sup>to</sup> be 10 words, & 10

No. of blocks = 100

& # cache-line = 10 (Cache-line are blocks in Cache-memory)



$$i = j \text{ modulo } m, \text{ where}$$

$i$  = Cache-line

$j$  = main-memory block number

$m$  = # cache-line

# Cache-line = 10





Eg:- Block no. = 69 will be mapped with  $i = 69 \text{ modulo } 10 = 9^{\text{th}}$  cache-line

Problem: But, problem is that blocks 5, 15, 25, ..., 85, 95 all mapped with same cache-line

In fact, Block 65 contains words ~~from~~ 650, 651, ...

Solution: word address is divided into three parts :-



Eg:- Cache-size = 64 KB,

Size of Cache-line = 4 bytes

Main-memory size = 16 MB

How do you divide main-memory address if direct mapping is used?



Solution:-

Considering byte-addressable memory:-

$$16 \text{ MB} = 2^4 \times 2^{20} \text{ bytes}$$


$$= 2^{24} \text{ bytes}$$

$$\text{Cache-memory} = 64 \text{ KB} = 2^6 \times 2^{18} \text{ bytes}$$

$$= 2^{24} \text{ bytes}$$

(# Cache-lines = 16)

$$\# \text{ Cache-lines} = \frac{2^{16}}{\text{Size of Cache-line}} = \frac{2^{16}}{4} = 2^{14}$$




Eg:- mm = 32 bytes,

Cache-memory size = 8 bytes.

$$\text{Block-size} = 2 \text{ bytes} = 2^1$$

$$\text{mm} = 2^5 \text{ bytes}$$

$$\# \text{ Cache-lines} = \frac{8}{4} = 2^1$$



Cache

0
1

main memory

0
1
2
3
4
5
6
7