


March 3, 2020


Memory System (Hamacher, CH-5)




R/\bar{W} : Read / Write. (known as RD/\bar{WD} signal)

★ MFC: Memory Function Complete.
n = word-length


Internal Organization of Memory:



→ 32x32 memory to 1024x1:-
(1K)






→ 32x32 memory to 128x8




→ 4096 X 4096
 $2^{12} \times 2^{12}$

2m x 8 (= 2²¹ x 8)

2m x 8 Memory




Memory - Interfacing: - (Not in Syllabus now, It will be covered




★ As there are 16 address-lines, But, only 10 are usable for 1024x8 memory-chip. So, Rest are input into NAND gate & its output is connected to chip-select (CS),

Memory Hierarchy:-



Memory Hierarchy & Mapping (Hamacher / Stallings):-



$$|C| \ll |M|$$

Size of Cache \ll Size of Main memory