
Memory System * Memory Hierarchy Registers (Paimany Cache) Secondary Cade Size in (L2 coche) cost/bit access Computer a Cooper speed main memory System (RAM) Secondary menory Memory hierarchy and Mapping (Hamacher /Stallings) Main Control Cache Processed MOR Cache memory is faster Connection than moun menny bud less than processor 1c1 << IMI Size of main Size of Cache coganization Typical Cache (Stallings)



Impostant: we know that ICIXXIMI ·) Locality of Reference: -> Temporal: Same type of locations may be accepted € 70 % of time, desired wood is -) Spatial FI () wood. Addacks found in Couche as Consequebive Coods वर कार्य डिक्टरे. Note: Block Size in mm is same as Cache money.) As there is no one-to-one mapping of blocks from mm to cache menory, ous cache memory is smalles than MM therefore we should have a mapping scheme. one to one mapping not possible. Ceehe MM

1) Direct Mapping. Let block size is lo and no of woods in mm=1000 # blocks = 1000 = [00] = == 9 ml mb Let home no of woods in cache = loo Safaranan (1) # Blocks in Cache Memory
or Known as C to awoid Confasion with that of mm) Cache-line = 100; 10 , la Cache line mm i= i modulo m i = Cache line j: main memory block number m = # Cache line (et the Block noi (in mm) = 99

Mapping Schemes: 1) Direct Mapping: Let block size is lo and no of woods in mm = 1000 Let home no of woods in cache = loo illy venerates or known as Cto awoid confasion with that # Blocks in Cache Memory = 100 = 10 lo cache line we a Block 44 400 . heis samo mm Got lone I GA Khaples modubom [=] A) i= Cache line j: main memory block number m= # Cache line flow do store divide media Let the Block no (in mm) = 99 Cache line selected: 99º/010= 9

Block in mm = 59 Cache line = 59 %/010 = 9 Now: 5,15, 25,35,45,55,65,75,85,95 I all are mapped with some monday Cache line=5. 00/= 0001 CPU generates address 652 Blocking: 65 mo broug of Senion and and a expole But to know exactly we have to diff. from 65 to other 25,45,35,... So this tag is the difference in all. Cache line: 5 (0) the difference in all. Tang Cacheline wood Ahoue: 6 5 2 1 7 1 tog cake wood, Eq: - Given Cache line: 64 Kbytes (KB) - L= Size of Cache Line: 4 bytes (413) MM Size: 16 M bytes (MB) How do you divide movin memory address if direct mapping used?

