


March 12, 2020

Memory Interleaving (Hamacher)

ABR: Address Buffer Register

DBR: Data Buffer Register



* Each module has 8 locations,

→ Total there are 4 modules i.e., 32 locations.

→ CPU generates 5 bit ¹⁶ address (let's say), then,

1	0	0	0	1
---	---	---	---	---



 → 5 bits

Module | Address in module

→ Consecutive words are in a module. So, We have to access ~~sepe~~ words sequentially. That's why we ~~introduce~~ memory-interlacing has been introduced. In memory-interleaving, all modules work ~~independently~~ or independently or in parallel.

In memory-interlacing, last two bits of address are used for identifying module.

Eg:-



* Now, Consecutive words are in different modules,


Eg:- Cache-block size = 8 words.

- One cycle is required to send main-memory address from CPU to main-memory.
- 8 clock-cycle for accessing 1st word in a module,
- 4 clock for accessing subsequent words from same-
- One clock cycle for sending one-word to cache.


Find the time required to send a block to cache.

Solution:-

without interleaving:-



In case of interleaving:-



Eg:- If Cache-block size = 9 words in above problem,

$$\rightarrow 1 + 8 + 4 + 4 + 1 = 18$$

$\begin{array}{ccccccc} & 4 & & 4 & & & \\ & \text{PBR} & & \text{DBR} & & & \text{DBR} \end{array}$