

RNS Institute of Technology

(AICTE Approved, VTU Affiliated, and NAAC 'A+' Accredited)
(UG Programs- CSE, ECE, ISE, EIE and EEE are Accredited by NBA up to 30.06.2025)
CHANNASANDRA, DR. VISHNUVARDHAN ROAD, BENGALURU - 560098

Department of Computer Science and Engineering

Vision: Preparing better Computer Professionals for a Real World

	t: Microcontroller and Embedded Systems Code: 21CS43 Faculty: LAKSHMI F								
Qn. No.	Questions								
1 a)	With a neat diagram, explain the four main hardware components of an ARM based embedded device. Solution:								
	ARM processor Memory controller AHB-external bridge AHB arbiter ROM SRAM FLASHROM DRAM External bus								
	AHB-APB bridge								
	Real-time clock Console Serial UARTs Ethernet physical driver								
	ARM Controllers Peripherals Bus	08							
	Figure: An ARM-based Embedded Device, a Microcontroller								
	Diagram								
	 We can separate the device into <i>four main hardware components</i>: The ARM processor controls the embedded device. An ARM processor comprises a core (the execution engine that processes instructions and manipulates data) plus the surrounding components (memory and cache) that interface it with a bus. Controllers coordinate important functional blocks of the system. Two commonly found controllers are interrupt and memory controllers. The peripherals provide all the input-output capability external to the chip and are responsible for the uniqueness of the embedded device. A bus is used to communicate between different parts of the device. Advanced System Bus (ASB), Advanced Peripheral Bus(APB). Advanced High Performance Bus (AHB). Reusable design, run at higher clock speeds. 								
	ARM has introduced two variations on the AHB bus: Multi-layer AHB and AHB-Lite.								
	 The Multi-layer AHB bus allows multiple active bus masters. AHB-Lite is a subset of the AHB bus and it is limited to a single bus master. 								
	• AHB-Lite is a subset of the AHB bus and it is limited to a single bus master. Brief Explanation: 5M								

Discuss ARM design philosophy. **Solution:** THE ARM DESIGN PHYLOSOPHY: • Battery power: The ARM processor has been specially designed to be small to reduce power consumption and extend battery operation **High code density:** useful for applications that have limited on-board memory, such as 04mobile phones and mass storage devices. • Low-cost:Embedded systems are price sensitive - essential for high-volume applications like digital cameras. • Hardware debug technology within the processor so that software engineers can view what is happening while the processor is executing code. With greater visibility, software engineers can resolve issues faster. 1 M for each point 2 Define pipeline. Illustrate ARM7 pipeline with suitable example. a) **Solution:** • A pipeline is the mechanism in a RISC processor, which is used to execute instructions. Pipeline speeds up execution by fetching the next instruction while other instructions are being decoded and executed. **Definition: 2M ARM7** pipeline Decode Fetch Execute The above Figure shows a three-stage pipeline: Fetch loads an instruction from memory. Decode identifies the instruction to be executed. Execute processes the instruction and writes the result back to a register. Fetch Decode Execute Time Cycle 1 ADD 08 Cycle 2 SUB ADD SUB ADD (Any example can be considered for explanation) The Figure shows a sequence of three instructions being fetched, decoded, and executed by the processor. The three instructions are placed into the pipeline sequentially. In the first cycle, the core fetches the ADD instruction from memory. In the second cycle, the core fetches the SUB instruction and decodes the ADD instruction. In the third cycle, both the SUB and ADD instructions are moved along the pipeline. The ADD instruction is executed, the SUB instruction is decoded, and the CMP instruction is fetched. This procedure is called filling the pipeline. About the stages: 3M **Explanation of these stages in pipeline: 3M** Compare microprocessors and microcontrollers. b) **Solution:** (Any four of the following) Microprocessor Microcontroller 04 A silicon chip representing a central processing A microcontroller is a highly integrated chip that unit (CPU), which is capable of performing contains a CPU, scratchpad RAM, special and arithmetic as well as logical operations general purpose register arrays, on chip ROM/

		according to a pre-defined set of instructions	FLASH memory for program storage, timer and interrupt control units and dedicated I/O ports						
		It is a dependent unit. It requires the combination of other chips like timers, program and data external interrupt controller, timer, UART, etc. for its functioning							
		General purpose in design and operation Mostly application-oriented or domain-specific							
		Doesn't contain a built in I/O port external multiple built-in I/O ports							
		programmable peripheral interface chips like 8255	-						
		Targeted for high end market where performance is important	Targeted for embedded market where performance is not so critical						
		Limited power saving options	Includes lot of power saving features						
3	a)		re data flow model clearly indicating the						
		significance of barrel shifter and MAC circ	uit.						
		Solution:							
		Data Instruction decoder Write Read							
		Register file r0-r15 Result Rn A Rm B A B Acc Barrel shifter MAC ALU Address register Incrementer		08					
		Address	Diagram – 4M						
			ief one line introduction to all blocks – 4M						
	b)	With the help of basic layout diagram, expl	ain the current program register.						
		Solution:							
		Fields Flags Status	Extension Control						
		Bit 31 30 29 28	7 6 5 4 0						
		$N \mid Z \mid C \mid V$	I F T Mode						
		Function Condition Interrupt Processor							
		flags	Masks mode Thumb						
			state	04					
		 The Jazelle J and Thumb T bits in the cpsr reflect the state of the processor. J = 0, T=0 => ARM state T=1 => Thumb state 							
		 T=1 => Thumb state Mode: six privileged modes (abort, fast interrupt request, interrupt request, supervisor, system, and undefined), one non-privileged mode (user). Interrupt Masks: 							
		• Interrupt masks are used to stop specific interrupt requests from interrupting the processor.							
		• The I bit masks IRQ when set to binary 1:	; and similarly, the F bit masks FIQ when set to						

ļ		binary					
ı		Condition flags and a short description on what causes them to be set.					
			Flag	Flag Name	Set When		
			V	oVerflow	the result causes a signed overflow		
			C	Carry	the result causes an unsigned carry		
			Z	Zero	the result is zero		
			N	Negative	bit 31 of the result is a binary 1		
					2 M for diagram		
4	a)	E1-: 41 1:66	4		2M for explanation for each field es of ARM processor.		
7	a)	 Solution: Six privileged and undefined) The processor Fast interrupt available on th Supervisor monthat an operation System mode cpsr. Undefined month on the supported by 	modes enters: request e ARM de is th ng syste is a sp de is us	abort mode what and interrupt I processor. The mode that the mode that the mode that the mode when the procession and the mode when the properties of the mode when the process of the mode when th	nterrupt request, interrupt request, supervisor, system, men there is a failed attempt to access memory. It request modes correspond to the two interrupt levels the processor is in after reset and is generally the mode trates in. Of user mode that allows full read-write access to the processor encounters an instruction that is undefined or in.	08	
1		• One non-privil	eged m	iode (user):Us	er mode is used for programs and applications.		
1					Mentioning all 7 modes: 2M Brief explanation of all: 6M		
5	b)	 Discuss the design rules of RISC architecture. Solution: THE RISC DESIGN PHYLOSOPHY: Instructions—RISC processors have a reduced number of instruction classes and can each execute in a single cycle. Pipelines—The processing of instructions is broken down into smaller units that can be executed in parallel by pipelines. Ideally the pipeline advances by one step on each cycle for maximum throughput. Instructions can be decoded in one pipeline stage. Registers—RISC machines have a large general-purpose register set. Any register can contain either data or an address. Registers act as the fast local memory store for all data processing operations. Load-store architecture - the processor operates on data held in registers. Separate load and store instructions transfer data between the register bank and external memory. 1 M for each point 					
	(a)	Solution: EMBEDDED SY	STEM	SOFTWARI Initialization Har	Application Operating system Device drivers rdware device raction Layers Executing on Hardware	08	

	h	 over to the operating system. The operating system provides an infrastructure to control applications and manage hardware system resources. The device drivers provide a consistent software interface to the peripherals on the hardware device. An application performs one of the tasks required for a device. For example, a mobile phone might have a diary application. There may be multiple applications running on the same device, controlled by the operating system. Diagram: 1M Mentioning of above points in brief: 4M Brief Explanation: 3M 							
	b)	Solution:	atures of Thumb state.						
		Instruction size Core instructions Conditional execut Data processing instructions Program status regi Register usage	separate barr ALU instr ster no direct acc 8 general-pu +7 high re	rel shifter and uctions ess rpose registers egisters + pc		04			
6 8	a)	appropriate meaning Solution: Conditional execution instructions have a consetting of the condition	xecution. Mention any six cog and condition flags. In controls whether or not the condition attribute that determine on flags. CS: (Any six among the follows)	ne core will execute an instance if the core will execute	eute an instruction. Most ll execute it based on the Definition: 2M				
		Mnemonic	Name	Condition flags					
		EQ NE CS HS CC LO	equal not equal carry set/unsigned higher or same carry clear/unsigned lower	Z z C c					
		MI PL VS VC HI LS GE LT GT LE	minus/negative plus/positive or zero overflow no overflow unsigned higher unsigned lower or same signed greater than or equal signed less than signed greater than signed less than or equal always (unconditional)	N n V v zC Z or c NV or nv Nv or nV NzV or nzv Z or Nv or nV		08			
	b)	PL VS VC HI LS GE LT GT LE	plus/positive or zero overflow no overflow unsigned higher unsigned lower or same signed greater than or equal signed less than signed greater than signed greater than	N n V v zC Z or c NV or nv Nv or nV NzV or nzv Z or Nv or nV		08			

7	a)	 ARM10 uses branch prediction – reduces the effect of pipeline flush Predicting the possible branches Loading the new branch address prior to the execution of the instruction. An instruction in the execute stage will complete even though an interrupt has been raised. List and explain all arithmetic instructions of ARM7. Solution: 							
	Syntax: <instruction>{<cond>}{S} Rd, Rn, N</cond></instruction>								
			ADC ac	dd two 32-bit value	es and carry	Rd = Rn +	N+ carry		
		ADD add two 32-bit values $Rd = Rn + N$ RSB reverse subtract of two 32-bit values $Rd = N - Rn$							
								08	
		RSC reverse subtract with carry of two 32-bit values $Rd = N - Rn - !(carry flag)$				g)	1		
		SBC subtract with carry of two 32-bit values $Rd = Rn - N - ! (carry flag)$				g)			
		SUB subtract two 32-bit values				Rd = Rn -	N		
							Syntax and	description: 5M Examples: 3M	
8	a)	Syntax: <instruction>{<cond>}{S} Rd, N MOV Move a 32-bit value into a register Rd = N MVN move the NOT of the 32-bit value into a register Rd = ~N Syntax and description: 2M Examples: 2M List and give description for the different indexing methods with respect to load and store instructions. Solution: Index methods. Base address Index method Data register Example Preindex with writeback mem[base + offset] base + offset LDR r0, [r1,#4]!</cond></instruction>						04	
		Pos	index tindex e:!indica	ates that the instru	mem[base + offset] mem[base] ction writes the calculated a	not updated base + offset ddress back to	LDR r0, [1 LDR r0, [1 the base address r	r1],#4	
	b)	Determine the effective address and contents of base address register for the following instructions considering R0 = 0xA0000 and R1 = 0x20. Also, indicate the indexing method used in each of the instructions. i. LDR R2, [R0, R1, LSL #2]! Indexing: Pre-index with writeback Effective Address = Base + offset = 0xA0000 + (0x20 * 4) = 0xA0000 + 0x80 = 0xA0080 Base = Base + offset = 0xA0080 ii. STR R3, [R0], #-4 Indexing: Post-index Effective Address = Base = 0xA0000 Base = Base + offset = 0xA0000 + (-4) = 0x9FFFC						indexing	04

```
Determine the post condition for the following preconditions
       R5=0X65, R7=0XA994567B, R8=0XFFFFFF,R9=R10= 0
       RSBS R9, R7, R8
       SBC R10, R5, #4
       POST: RSBS: R9 = R8 - R7 = R8 + 2's complement (R7)
                            + 2's complement (R7): 0101 0110 0110 1011 1010 1001 1000 0101
                               = 0101 0111 0110 1011 1010 1001 1000 0100
                                                                                 04
       = 5 76 B A 9 8 4 (HEX)
           CARRY IS NOT GENERATED FOR THIS SUBTRACTION: CARRY = 0
       SBC: R5 - 4 - ! (CARRY)
                          R5 : 0000 0000 0000 0000 0000 0000 0110 0101
        + 2's complement (4): 1111 1111 1111 1111 1111 1111 1100
       = 0000 0000 0000 0000 0000 0000 0110 0000
                            0
                                    0
                                          0
                                              0
                                                    0
                                                         0
                                                               6
                                                                    0 (HEX)
       R5 = 0X65, R7 = 0XA994567B, R8 = 0XFFFFFF, R9 = 0x 576BA984, R10 = 0x00000060
       (Students have to show complete calculations to get 3M)
9
       List and explain barrel shifter instructions with syntax and relevant examples.
    a)
       Solution:
                                                  Mnemonic with description: 3M
        Mnemonic
                 Description
                                                                Examples: 5M
        LSL
                 logical shift left
                                                                                 08
                 logical shift right
        LSR
                 arithmetic right shift
        ASR
        ROR
                 rotate right
        RRX
                 rotate right extended
       Write ARM assembly program to compute factorial of a number.
    b)
       Solution:
                AREA FACT, CODE, READONLY
                MOV R0 , #9
                MOV R1,
                          #1
                MUL R2, R1, R0
                                                                                 04
       REPEAT
                MOV R1, R2
                SUBS RO, #1
                BNE REPEAT
       STOP B STOP
                END
       Compare B and BL instructions.
10
   a)
       Solution:
         В
             branch
                                  pc = label
                                                                                 02
         BL
             branch with link
                                 pc = label
                                  lr = address of the next instruction after the BL
       Consider the following pre conditions:
        R3 = 0x789ABCDE
                             Mem32[0x000C0000] = 0x11111111
                             Mem32[0x000C0004] = 0x22222222
        R4 = 0x0
        R0 = 0 \times 000 C0000
                             Mem32[0x000C0008] = 0x33333333
                                                                                 06
        R1 = 0x04
                             Mem32[0x000C000C] = 0x44444444
                             Mem32[0x000C0010] = 0x55555555
       Determine the post conditions for the following instructions. (Note: Indicate the updated
```

```
memory contents)
         LDR R4, [R0, R1, LSL #1]!
   Solution: EA = Base + offset = 0x000C0000 + (4 * 2) = 0x000C0008
   R4 ← Mem32[0x000C0008]
   R0 = base + offset = 0x000C0008
   Calculation: 3M
         STR R3, [R0, R1, LSL #2]!
   Solution: EA = Base + offset = 0x000C0000 + (0x04 * 0x04) = 0x000C0000 + 0x10
   R3 \rightarrow Mem32[0x000C0010]
   R0 = base + offset = 0x000C0010
   POST: R3 = 0x789ABCDE, R0 = 0x000C0010, R1 = 0x000000004
   Mem32[0x000C0010] = 0x789ABCDE
                                                            Calculation: 3M
   Pre: R1 = 0x7846, R2 = 0x1111, R3 = 0xFFFFFFFF, R4 = 0x44
c)
   Instruction: UMLAL R1, R2, R3, R4. Determine the post condition.
   Solution:
   Effect: [RdHi RdLo] = [RdHi RdLo] + (Rm * Rs)
                             R11 + (R3 * R4)
        = [R2]
               R1 = [R2]
       R3 * R4 = 0XFFFFFFFF
                        0x44
            3FFFFFFC
         +3FFFFFFC
         = 43FFFFFBC
   To perform [R2 	 R1] = [R2 	 R1] + (R3 * R4):
       [R2
             R1 = 00001111100007846
                                                                            04
         R3 * R4 = 00000043FFFFFFBC
         SUM:
                    0000115500007802
   Higher 32-bits will be moved to RdHi = R2 and lower 32-bits will be moved to RdLo
   = R1
   Therefore, R1 = 0x00007802 and R2 = 0x00001155
   POST:
   · R1
                   0x00007802
                   0x00001155
   · R2
   · R3
                   0xFFFFFFFF
   · R4
                   0x00000044
```