


Subject: Microcontroller and Embedded Systems

Code: 21CS43

Faculty: LAKSHMI R

Qn. No.	Questions	Marks
1	<p>a) With a neat diagram, explain the four main hardware components of an ARM based embedded device.</p> <p><b>Solution:</b></p>  <p><b>Figure: An ARM-based Embedded Device, a Microcontroller</b></p> <p style="text-align: right;"><b>Diagram: 3M</b></p> <p>We can separate the device into <i>four main hardware components</i>:</p> <ol style="list-style-type: none"> <li>1. <i>The ARM processor</i> controls the embedded device. An ARM processor comprises a core (the execution engine that processes instructions and manipulates data) plus the surrounding components (memory and cache) that interface it with a bus.</li> <li>2. <i>Controllers coordinate important functional blocks</i> of the system. Two commonly found controllers are interrupt and memory controllers.</li> <li>3. The <i>peripherals</i> provide all the input-output capability external to the chip and are responsible for the uniqueness of the embedded device.</li> <li>4. A <i>bus</i> is used to communicate between different parts of the device.         <ul style="list-style-type: none"> <li>• Advanced System Bus (ASB), Advanced Peripheral Bus (APB), Advanced High Performance Bus (AHB).</li> <li>• Reusable design, run at higher clock speeds.</li> <li>• ARM has introduced two variations on the AHB bus: Multi-layer AHB and AHB-Lite.</li> <li>• The Multi-layer AHB bus allows multiple active bus masters.</li> <li>• AHB-Lite is a subset of the AHB bus and it is limited to a single bus master.</li> </ul> </li> </ol> <p style="text-align: right;"><b>Brief Explanation: 5M</b></p>	08

	<div>b)</div> <div>Discuss ARM design philosophy.</div> <div>Solution:</div> <div>THE ARM DESIGN PHYLOSOPHY:</div> <div><div><div>Battery power: The ARM processor has been specially designed to be small to reduce power consumption and extend battery operation</div><div>High code density:useful for applications that have limited on-board memory, such as mobile phones and mass storage devices.</div><div>Low-cost:Embedded systems are price sensitive - essential for high-volume applications like digital cameras.</div><div>Hardware debug technology within the processor so that software engineers can view what is happening while the processor is executing code. With greater visibility, software engineers can resolve issues faster.</div></div></div> <div>1 M for each point</div>	04				
2	<div>a)</div> <div>Define pipeline. Illustrate ARM7 pipeline with suitable example.</div> <div>Solution:</div> <div><div>A pipeline is the mechanism in a RISC processor, which is used to execute instructions.</div><div>Pipeline speeds up execution by fetching the next instruction while other instructions are being decoded and executed.</div></div> <div>Definition: 2M</div> <div>ARM7 pipeline</div> <div><div><div>Fetch</div><div>Decode</div><div>Execute</div></div></div> <div><div><div>The above Figure shows a three-stage pipeline:</div><div>Fetch loads an instruction from memory.</div><div>Decode identifies the instruction to be executed.</div><div>Execute processes the instruction and writes the result back to a register.</div></div></div> <div><div><div><div>Time</div><div>Cycle 1</div><div>Cycle 2</div><div>Cycle 3</div></div><div><div>Fetch</div><div>Decode</div><div>Execute</div></div><div><div>ADD</div><div>SUB</div><div>CMP</div></div><div><div></div><div>ADD</div><div>SUB</div></div><div><div></div><div></div><div>ADD</div></div></div></div> <div>(Any example can be considered for explanation)</div> <div><div><div>The Figure shows a sequence of three instructions being fetched, decoded, and executed by the processor.</div><div>The three instructions are placed into the pipeline sequentially.</div><div>In the first cycle, the core fetches the ADD instruction from memory.</div><div>In the second cycle, the core fetches the SUB instruction and decodes the ADD instruction.</div><div>In the third cycle, both the SUB and ADD instructions are moved along the pipeline. The ADD instruction is executed, the SUB instruction is decoded, and the CMP instruction is fetched.</div><div>This procedure is called filling the pipeline.</div></div></div> <div>About the stages: 3M</div> <div>Explanation of these stages in pipeline: 3M</div>	08				
	<div>b)</div> <div>Compare microprocessors and microcontrollers.</div> <div>Solution: (Any four of the following)</div> <table><tr><th>Microprocessor</th><th>Microcontroller</th></tr><tr><td>A silicon chip representing a central processing unit (CPU), which is capable of performing arithmetic as well as logical operations</td><td>A microcontroller is a highly integrated chip that contains a CPU, scratchpad RAM, special and general purpose register arrays, on chip ROM/</td></tr></table>	Microprocessor	Microcontroller	A silicon chip representing a central processing unit (CPU), which is capable of performing arithmetic as well as logical operations	A microcontroller is a highly integrated chip that contains a CPU, scratchpad RAM, special and general purpose register arrays, on chip ROM/	04
Microprocessor	Microcontroller					
A silicon chip representing a central processing unit (CPU), which is capable of performing arithmetic as well as logical operations	A microcontroller is a highly integrated chip that contains a CPU, scratchpad RAM, special and general purpose register arrays, on chip ROM/					

		<p>according to a pre-defined set of instructions</p> <p>FLASH memory for program storage, timer and interrupt control units and dedicated I/O ports</p>	
		<p>It is a dependent unit. It requires the combination of other chips like timers, program and data memory chips, interrupt controllers, etc. for functioning</p> <p>It is a self-contained unit and it doesn't require external interrupt controller, timer, UART, etc. for its functioning</p>	
		<p>General purpose in design and operation</p> <p>Mostly application-oriented or domain-specific</p>	
		<p>Doesn't contain a built in I/O port. - external programmable peripheral interface chips like 8255</p> <p>multiple built-in I/O ports</p>	
		<p>Targeted for high end market where performance is important</p> <p>Targeted for embedded market where performance is not so critical</p>	
		<p>Limited power saving options</p> <p>Includes lot of power saving features</p>	
3	a)	<p><b>With a neat diagram explain ARM core data flow model clearly indicating the significance of barrel shifter and MAC circuit.</b></p> <p><b>Solution:</b></p> <p>The diagram illustrates the ARM core data flow model. It starts with 'Data' entering from the top. An arrow labeled 'Write' goes to the 'Sign extend' block, and an arrow labeled 'Read' goes from the 'Sign extend' block to the 'Register file' (r0-r15). The 'Register file' also receives 'pc' (program counter) input. From the 'Register file', two paths emerge: one labeled 'Rn' goes to the 'Barrel shifter', and another labeled 'Rm' goes to the 'MAC' (Multiplier-Accumulator) block. The 'Barrel shifter' outputs 'N' to the 'ALU'. The 'MAC' block receives inputs 'A' and 'B' from the 'Register file' and outputs 'Acc' to the 'ALU'. The 'ALU' outputs 'Result' to the 'Register file'. The 'Register file' also outputs 'Rd' to the 'Result'. The 'Result' is then fed into the 'Address register'. The 'Address register' outputs 'Address' and is also connected to an 'Incrementer' block.</p> <p style="text-align: center;"><b>Diagram – 4M</b> <b>Brief one line introduction to all blocks – 4M</b></p>	08
	b)	<p><b>With the help of basic layout diagram, explain the current program register.</b></p> <p><b>Solution:</b></p> <p>The diagram shows the layout of the Current Program Status Register (CPSR). It is divided into four main fields: 'Flags' (bits 31-28), 'Status' (bits 27-10), 'Extension' (bits 9-7), and 'Control' (bits 6-0). The 'Flags' field contains bits 31 (N), 30 (Z), 29 (C), and 28 (V), collectively labeled as 'Condition flags'. The 'Extension' field contains bits 7 (I), 6 (F), and 5 (T), collectively labeled as 'Interrupt Masks'. The 'Control' field contains bits 4 (Mode) and 0 (Thumb state), collectively labeled as 'Processor mode'.</p> <p><b>The Jazelle J and Thumb T bits in the cpsr reflect the state of the processor.</b></p> <ul style="list-style-type: none"> <li>J = 0, T=0 =&gt; ARM state</li> <li>T=1 =&gt; Thumb state</li> </ul> <p><b>Mode:</b></p> <ul style="list-style-type: none"> <li>six privileged modes (abort, fast interrupt request, interrupt request, supervisor, system, and undefined), one non-privileged mode (user).</li> </ul> <p><b>Interrupt Masks:</b></p> <ul style="list-style-type: none"> <li>Interrupt masks are used to stop specific interrupt requests from interrupting the processor.</li> <li>The I bit masks IRQ when set to binary 1; and similarly, the F bit masks FIQ when set to</li> </ul>	04

		<div>binary</div> <div>Condition flags and a short description on what causes them to be set.</div> <table><tr><th>Flag</th><th>Flag Name</th><th>Set When</th></tr><tr><td>V</td><td>oVerflow</td><td>the result causes a signed overflow</td></tr><tr><td>C</td><td>Carry</td><td>the result causes an unsigned carry</td></tr><tr><td>Z</td><td>Zero</td><td>the result is zero</td></tr><tr><td>N</td><td>Negative</td><td>bit 31 of the result is a binary 1</td></tr></table> <div>2 M for diagram</div> <div>2M for explanation for each field</div>	Flag	Flag Name	Set When	V	oVerflow	the result causes a signed overflow	C	Carry	the result causes an unsigned carry	Z	Zero	the result is zero	N	Negative	bit 31 of the result is a binary 1	
Flag	Flag Name	Set When																
V	oVerflow	the result causes a signed overflow																
C	Carry	the result causes an unsigned carry																
Z	Zero	the result is zero																
N	Negative	bit 31 of the result is a binary 1																
4	a)	<div>Explain the different operating modes of ARM processor.</div> <div>Solution:</div> <div><ul style="list-style-type: none"><li>Six privileged modes (abort, fast interrupt request, interrupt request, supervisor, system, and undefined)</li><li>The processor enters abort mode when there is a failed attempt to access memory.</li><li>Fast interrupt request and interrupt request modes correspond to the two interrupt levels available on the ARM processor.</li><li>Supervisor mode is the mode that the processor is in after reset and is generally the mode that an operating system kernel operates in.</li><li>System mode is a special version of user mode that allows full read-write access to the cpsr.</li><li>Undefined mode is used when the processor encounters an instruction that is undefined or not supported by the implementation.</li><li>One non-privileged mode (user): User mode is used for programs and applications.</li></ul></div> <div>Mentioning all 7 modes: 2M</div> <div>Brief explanation of all: 6M</div>	08															
	b)	<div>Discuss the design rules of RISC architecture.</div> <div>Solution:</div> <div>THE RISC DESIGN PHYLOSOPHY:</div> <div><ul style="list-style-type: none"><li><b>Instructions</b>—RISC processors have a reduced number of instruction classes and can each execute in a single cycle.</li><li><b>Pipelines</b>—The processing of instructions is broken down into smaller units that can be executed in parallel by pipelines. Ideally the pipeline advances by one step on each cycle for maximum throughput. Instructions can be decoded in one pipeline stage.</li><li><b>Registers</b>—RISC machines have a large general-purpose register set. Any register can contain either data or an address. Registers act as the fast local memory store for all data processing operations.</li><li><b>Load-store architecture</b> - the processor operates on data held in registers. Separate load and store instructions transfer data between the register bank and external memory.</li></ul></div> <div>1 M for each point</div>	04															
5	a)	<div>Explain Embedded System Software with a neat diagram.</div> <div>Solution:</div> <div>EMBEDDED SYSTEM SOFTWARE:</div> <div><pre>graph BT     HD[Hardware device]     subgraph Layers         direction TB         HD --- Init[Initialization]         HD --- DD[Device drivers]         DD --- OS[Operating system]         OS --- App[Application]     end</pre></div> <div>Figure: Software Abstraction Layers Executing on Hardware</div> <div><ul style="list-style-type: none"><li>The <i>initialization code</i> is the first code executed on the board and is specific to a particular target or group of targets. It sets up the minimum parts of the board before handing control</li></ul></div>	08															

		<p>over to the operating system.</p> <ul style="list-style-type: none"><li>• The <i>operating system</i> provides an infrastructure to control applications and manage hardware system resources.</li><li>• The <i>device drivers</i> provide a consistent software interface to the peripherals on the hardware device.</li><li>• An <i>application</i> performs one of the tasks required for a device.<ul style="list-style-type: none"><li>○ For example, a mobile phone might have a diary application.</li><li>○ There may be multiple applications running on the same device, controlled by the operating system.</li></ul></li></ul> <p style="text-align: right;"><b>Diagram: 1M</b> <b>Mentioning of above points in brief: 4M</b> <b>Brief Explanation: 3M</b></p>																																																	
	b)	<p><b>Mention any four features of Thumb state.</b></p> <p><b>Solution:</b></p> <table><tr><td>Instruction size</td><td>16-bit</td></tr><tr><td>Core instructions</td><td>30</td></tr><tr><td>Conditional execution<sup>a</sup></td><td>only branch instructions</td></tr><tr><td>Data processing instructions</td><td>separate barrel shifter and ALU instructions</td></tr><tr><td>Program status register</td><td>no direct access</td></tr><tr><td>Register usage</td><td>8 general-purpose registers +7 high registers +<i>pc</i></td></tr></table>	Instruction size	16-bit	Core instructions	30	Conditional execution <sup>a</sup>	only branch instructions	Data processing instructions	separate barrel shifter and ALU instructions	Program status register	no direct access	Register usage	8 general-purpose registers +7 high registers + <i>pc</i>	04																																				
Instruction size	16-bit																																																		
Core instructions	30																																																		
Conditional execution <sup>a</sup>	only branch instructions																																																		
Data processing instructions	separate barrel shifter and ALU instructions																																																		
Program status register	no direct access																																																		
Register usage	8 general-purpose registers +7 high registers + <i>pc</i>																																																		
6	a)	<p><b>Define conditional execution. Mention any six conditional mnemonics with their appropriate meaning and condition flags.</b></p> <p><b>Solution:</b></p> <p>Conditional execution controls whether or not the core will execute an instruction. Most instructions have a condition attribute that determines if the core will execute it based on the setting of the condition flags.</p> <p style="text-align: right;"><b>Definition: 2M</b></p> <p>Condition Mnemonics: (Any six among the following to be mentioned) ----- <b>6M</b></p> <table><tr><th>Mnemonic</th><th>Name</th><th>Condition flags</th></tr><tr><td>EQ</td><td>equal</td><td>Z</td></tr><tr><td>NE</td><td>not equal</td><td>z</td></tr><tr><td>CS HS</td><td>carry set/unsigned higher or same</td><td>C</td></tr><tr><td>CC LO</td><td>carry clear/unsigned lower</td><td>c</td></tr><tr><td>MI</td><td>minus/negative</td><td>N</td></tr><tr><td>PL</td><td>plus/positive or zero</td><td>n</td></tr><tr><td>VS</td><td>overflow</td><td>V</td></tr><tr><td>VC</td><td>no overflow</td><td>v</td></tr><tr><td>HI</td><td>unsigned higher</td><td>zC</td></tr><tr><td>LS</td><td>unsigned lower or same</td><td>Z or c</td></tr><tr><td>GE</td><td>signed greater than or equal</td><td>NV or nv</td></tr><tr><td>LT</td><td>signed less than</td><td>Nv or nV</td></tr><tr><td>GT</td><td>signed greater than</td><td>NzV or nzv</td></tr><tr><td>LE</td><td>signed less than or equal</td><td>Z or Nv or nV</td></tr><tr><td>AL</td><td>always (unconditional)</td><td>ignored</td></tr></table>	Mnemonic	Name	Condition flags	EQ	equal	Z	NE	not equal	z	CS HS	carry set/unsigned higher or same	C	CC LO	carry clear/unsigned lower	c	MI	minus/negative	N	PL	plus/positive or zero	n	VS	overflow	V	VC	no overflow	v	HI	unsigned higher	zC	LS	unsigned lower or same	Z or c	GE	signed greater than or equal	NV or nv	LT	signed less than	Nv or nV	GT	signed greater than	NzV or nzv	LE	signed less than or equal	Z or Nv or nV	AL	always (unconditional)	ignored	08
Mnemonic	Name	Condition flags																																																	
EQ	equal	Z																																																	
NE	not equal	z																																																	
CS HS	carry set/unsigned higher or same	C																																																	
CC LO	carry clear/unsigned lower	c																																																	
MI	minus/negative	N																																																	
PL	plus/positive or zero	n																																																	
VS	overflow	V																																																	
VC	no overflow	v																																																	
HI	unsigned higher	zC																																																	
LS	unsigned lower or same	Z or c																																																	
GE	signed greater than or equal	NV or nv																																																	
LT	signed less than	Nv or nV																																																	
GT	signed greater than	NzV or nzv																																																	
LE	signed less than or equal	Z or Nv or nV																																																	
AL	always (unconditional)	ignored																																																	
	b)	<p><b>Explain any two pipeline characteristics.</b></p> <p><b>Solution:</b> (Any two must be explained)</p> <ul style="list-style-type: none"><li>• The ARM pipeline will process an instruction only after it passes completely through the execute stage.</li><li>• The execution of branch instruction or branching by the direct modification of the PC causes the ARM core to flush its pipeline.</li></ul>	04																																																

		<ul style="list-style-type: none"><li>ARM10 uses branch prediction – reduces the effect of pipeline flush<ul style="list-style-type: none"><li>Predicting the possible branches</li><li>Loading the new branch address prior to the execution of the instruction.</li></ul></li><li>An instruction in the execute stage will complete even though an interrupt has been raised.</li></ul>																			
7	a)	<p><b>List and explain all arithmetic instructions of ARM7.</b></p> <p><b>Solution:</b></p> <p>Syntax: &lt;instruction&gt;{&lt;cond&gt;}{S} Rd, Rn, N</p> <table><tr><td>ADC</td><td>add two 32-bit values and carry</td><td><math>Rd = Rn + N + \text{carry}</math></td></tr><tr><td>ADD</td><td>add two 32-bit values</td><td><math>Rd = Rn + N</math></td></tr><tr><td>RSB</td><td>reverse subtract of two 32-bit values</td><td><math>Rd = N - Rn</math></td></tr><tr><td>RSC</td><td>reverse subtract with carry of two 32-bit values</td><td><math>Rd = N - Rn - !(\text{carry flag})</math></td></tr><tr><td>SBC</td><td>subtract with carry of two 32-bit values</td><td><math>Rd = Rn - N - !(\text{carry flag})</math></td></tr><tr><td>SUB</td><td>subtract two 32-bit values</td><td><math>Rd = Rn - N</math></td></tr></table> <p style="text-align: right;"><b>Syntax and description: 5M</b> <b>Examples: 3M</b></p>	ADC	add two 32-bit values and carry	$Rd = Rn + N + \text{carry}$	ADD	add two 32-bit values	$Rd = Rn + N$	RSB	reverse subtract of two 32-bit values	$Rd = N - Rn$	RSC	reverse subtract with carry of two 32-bit values	$Rd = N - Rn - !(\text{carry flag})$	SBC	subtract with carry of two 32-bit values	$Rd = Rn - N - !(\text{carry flag})$	SUB	subtract two 32-bit values	$Rd = Rn - N$	08
ADC	add two 32-bit values and carry	$Rd = Rn + N + \text{carry}$																			
ADD	add two 32-bit values	$Rd = Rn + N$																			
RSB	reverse subtract of two 32-bit values	$Rd = N - Rn$																			
RSC	reverse subtract with carry of two 32-bit values	$Rd = N - Rn - !(\text{carry flag})$																			
SBC	subtract with carry of two 32-bit values	$Rd = Rn - N - !(\text{carry flag})$																			
SUB	subtract two 32-bit values	$Rd = Rn - N$																			
	b)	<p><b>Illustrate the differences between MOV and MVN instructions with relevant examples.</b></p> <p><b>Solution:</b></p> <p>Syntax: &lt;instruction&gt;{&lt;cond&gt;}{S} Rd, N</p> <table><tr><td>MOV</td><td>Move a 32-bit value into a register</td><td><math>Rd = N</math></td></tr><tr><td>MVN</td><td>move the NOT of the 32-bit value into a register</td><td><math>Rd = \sim N</math></td></tr></table> <p style="text-align: right;"><b>Syntax and description: 2M</b> <b>Examples: 2M</b></p>	MOV	Move a 32-bit value into a register	$Rd = N$	MVN	move the NOT of the 32-bit value into a register	$Rd = \sim N$	04												
MOV	Move a 32-bit value into a register	$Rd = N$																			
MVN	move the NOT of the 32-bit value into a register	$Rd = \sim N$																			
8	a)	<p><b>List and give description for the different indexing methods with respect to load and store instructions.</b></p> <p><b>Solution:</b></p> <p>Index methods.</p> <table><tr><th>Index method</th><th>Data</th><th>Base address register</th><th>Example</th></tr><tr><td>Preindex with writeback</td><td><math>mem[\text{base} + \text{offset}]</math></td><td><math>\text{base} + \text{offset}</math></td><td>LDR r0, [r1, #4] !</td></tr><tr><td>Preindex</td><td><math>mem[\text{base} + \text{offset}]</math></td><td>not updated</td><td>LDR r0, [r1, #4]</td></tr><tr><td>Postindex</td><td><math>mem[\text{base}]</math></td><td><math>\text{base} + \text{offset}</math></td><td>LDR r0, [r1], #4</td></tr></table> <p>Note: ! indicates that the instruction writes the calculated address back to the base address register.</p>	Index method	Data	Base address register	Example	Preindex with writeback	$mem[\text{base} + \text{offset}]$	$\text{base} + \text{offset}$	LDR r0, [r1, #4] !	Preindex	$mem[\text{base} + \text{offset}]$	not updated	LDR r0, [r1, #4]	Postindex	$mem[\text{base}]$	$\text{base} + \text{offset}$	LDR r0, [r1], #4	04		
Index method	Data	Base address register	Example																		
Preindex with writeback	$mem[\text{base} + \text{offset}]$	$\text{base} + \text{offset}$	LDR r0, [r1, #4] !																		
Preindex	$mem[\text{base} + \text{offset}]$	not updated	LDR r0, [r1, #4]																		
Postindex	$mem[\text{base}]$	$\text{base} + \text{offset}$	LDR r0, [r1], #4																		
	b)	<p><b>Determine the effective address and contents of base address register for the following instructions considering R0 = 0xA0000 and R1 = 0x20. Also, indicate the indexing method used in each of the instructions.</b></p> <p><b>i. LDR R2, [R0, R1, LSL #2]!</b></p> <p>Indexing: Pre-index with writeback Effective Address = Base + offset = <math>0xA0000 + (0x20 * 4) = 0xA0000 + 0x80 = 0xA0080</math> Base = Base + offset = <b>0xA0080</b></p> <p><b>ii. STR R3, [R0], #-4</b></p> <p>Indexing: Post-index Effective Address = Base = <b>0xA0000</b> Base = Base + offset = <math>0xA0000 + (-4) = 0x9FFFC</math></p>	04																		

	c)	<p><b>Determine the post condition for the following preconditions</b> <b>R5=0X65, R7=0XA994567B, R8=0XFFFFFF,R9=R10= 0</b> <b>RSBS R9, R7, R8</b> <b>SBC R10, R5, #4</b> <b>POST: RSBS: R9 = R8 - R7 = R8 + 2's complement (R7)</b></p> <p>R8: 0000 0000 1111 1111 1111 1111 1111 1111 + 2's complement (R7): 0101 0110 0110 1011 1010 1001 1000 0101 = 0101 0111 0110 1011 1010 1001 1000 0100 = 5 7 6 B A 9 8 4 (HEX) CARRY IS NOT GENERATED FOR THIS SUBTRACTION: CARRY = 0 <b>SBC: R5 - 4 - ! (CARRY)</b></p> <p>R5 : 0000 0000 0000 0000 0000 0000 0110 0101 + 2's complement (4): 1111 1111 1111 1111 1111 1111 1111 1100 + 2's complement (1): 1111 1111 1111 1111 1111 1111 1111 1111 = 0000 0000 0000 0000 0000 0000 0110 0000 = 0 0 0 0 0 0 6 0 (HEX) <b>R5 = 0X65, R7 = 0XA994567B, R8 = 0XFFFFFF, R9 = 0x 576BA984, R10 = 0x00000060</b> <b>(Students have to show complete calculations to get 3M)</b></p>	04												
9	a)	<p><b>List and explain barrel shifter instructions with syntax and relevant examples.</b> <b>Solution:</b></p> <table><tr><th>Mnemonic</th><th>Description</th></tr><tr><td>LSL</td><td>logical shift left</td></tr><tr><td>LSR</td><td>logical shift right</td></tr><tr><td>ASR</td><td>arithmetic right shift</td></tr><tr><td>ROR</td><td>rotate right</td></tr><tr><td>RRX</td><td>rotate right extended</td></tr></table> <p><b>Mnemonic with description: 3M</b> <b>Examples: 5M</b></p>	Mnemonic	Description	LSL	logical shift left	LSR	logical shift right	ASR	arithmetic right shift	ROR	rotate right	RRX	rotate right extended	08
Mnemonic	Description														
LSL	logical shift left														
LSR	logical shift right														
ASR	arithmetic right shift														
ROR	rotate right														
RRX	rotate right extended														
	b)	<p><b>Write ARM assembly program to compute factorial of a number.</b> <b>Solution:</b></p> <pre>AREA FACT, CODE, READONLY MOV R0 , #9 MOV R1, #1 REPEAT MUL R2, R1, R0 MOV R1, R2 SUBS R0, #1 BNE REPEAT STOP B STOP END</pre>	04												
10	a)	<p><b>Compare B and BL instructions.</b> <b>Solution:</b></p> <table><tr><td>B</td><td>branch</td><td>pc = label</td></tr><tr><td>BL</td><td>branch with link</td><td>pc = label lr = address of the next instruction after the BL</td></tr></table>	B	branch	pc = label	BL	branch with link	pc = label lr = address of the next instruction after the BL	02						
B	branch	pc = label													
BL	branch with link	pc = label lr = address of the next instruction after the BL													
	b)	<p><b>Consider the following pre conditions:</b></p> <p>R3 = 0x789ABCDE      Mem32[0x000C0000] = 0x11111111 R4 = 0x0              Mem32[0x000C0004] = 0x22222222 R0 = 0x000C0000      Mem32[0x000C0008] = 0x33333333 R1 = 0x04              Mem32[0x000C000C] = 0x44444444                          Mem32[0x000C0010] = 0x55555555</p> <p><b>Determine the post conditions for the following instructions. (Note: Indicate the updated</b></p>	06												



	<p>memory contents)</p> <p>i. <b>LDR R4, [R0, R1, LSL #1]!</b>  <b>Solution:</b> <math>EA = \text{Base} + \text{offset} = 0x000C0000 + (4 * 2) = 0x000C0008</math>  <math>R4 \leftarrow \text{Mem32}[0x000C0008]</math>  <math>R0 = \text{base} + \text{offset} = 0x000C0008</math>  <b>POST: R4 = 0x33333333, R0 = 0x000C0008, R1 = 0x00000004</b></p> <p style="text-align: right;"><b>Calculation: 3M</b></p> <p>ii. <b>STR R3, [R0, R1, LSL #2]!</b>  <b>Solution:</b> <math>EA = \text{Base} + \text{offset} = 0x000C0000 + (0x04 * 0x04) = 0x000C0000 + 0x10</math>  <math>R3 \rightarrow \text{Mem32}[0x000C0010]</math>  <math>R0 = \text{base} + \text{offset} = 0x000C0010</math>  <b>POST: R3 = 0x789ABCDE, R0 = 0x000C0010, R1 = 0x00000004</b>  <b>Mem32[0x000C0010] = 0x789ABCDE</b></p> <p style="text-align: right;"><b>Calculation: 3M</b></p>	
c)	<p><b>Pre: R1 = 0x7846, R2 = 0x1111, R3 = 0xFFFFFFFF, R4 = 0x44</b>  <b>Instruction: UMLAL R1, R2, R3, R4. Determine the post condition.</b>  <b>Solution:</b></p> <p>Effect: <math>[\text{RdHi RdLo}] = [\text{RdHi RdLo}] + (\text{Rm} * \text{Rs})</math>  <math>= [\text{R2} \quad \text{R1}] = [\text{R2} \quad \text{R1}] + (\text{R3} * \text{R4})</math>  <math>\text{R3} * \text{R4} = \begin{array}{r} 0\text{xFFFFFFFF} \\ * \quad \quad \quad 0\text{x44} \\ \hline 3\text{FFFFFFFC} \\ + 3\text{FFFFFFFC} \\ \hline = 4\text{3FFFFFFBC} \end{array}</math></p> <p>To perform <math>[\text{R2} \quad \text{R1}] = [\text{R2} \quad \text{R1}] + (\text{R3} * \text{R4})</math> :</p> $\begin{array}{r} [\text{R2} \quad \text{R1}] = 0000111100007846 \\ \text{R3} * \text{R4} = 00000043\text{FFFFFFBC} \\ \hline \text{SUM:} \quad \quad 0000115500007802 \end{array}$ <p>Higher 32-bits will be moved to RdHi = R2 and lower 32-bits will be moved to RdLo = R1  Therefore, R1 = 0x00007802 and R2 = 0x00001155</p> <p><b>POST:</b></p> <ul style="list-style-type: none"> <li>· R1                    0x00007802</li> <li>· R2                    0x00001155</li> <li>· R3                    0xFFFFFFFF</li> <li>· R4                    0x00000044</li> </ul>	04