EXERCISE 1

'signed()' and 'unsigned()' prefixes to convert to signed and unsigned respectively.

Module ALU: Implementation of a multiplexer that, based on alu op, gives the

RISC - V PROCESSOR

Note: The output zero of the ALU is active high, i.e., if result = $0 \Rightarrow$ zero = 1. Below is the schematic diagram generated by Questa:

desired result using a case statement. For the operations 'less than' and 'arithmetic shift', I use the

EXERCISE 2 1) module calc_enc: Implementation of the given circuits to generate alu_op using standard AND, OR, and NOT gates. In the circuits below, intermediate signals are shown in blue, used logic gates in red, and gates whose outputs are reused are in green. $alu_op[0]$ btnc bar

andA

AND

alu_op[0]

alu_op[1]

OR

B1

andB1


btnc btnr

btnl

btnc

btnl andA AND $alu_op[1]$

btnl_bar



D2 andD **D4** AND andD btnr AND invE btnr_bar NOT 2) module calc: First I instantiate calc enc and create the op1, op2 signals from the lw output and sw input respectively. Then I instantiate the alu and connect the alu_op port to the output of calc_enc and the op1, op2 ports to the signals created above. As for the Accumulator, I use an always block within which there's an if-else that assigns the correct value to "led" based on signals "btnd" and 'btnu'. 3) module calc tb: To create the testbench, I define inputs as reg and outputs as wire. Then I instantiate the module calc. For the clock signal, I initialize clk to 1 (or 0) and with '#10 forever clk = ~ clk', where #10 ⇒ 10 ns delay (half clock period), forever ⇒ loop forever, and ~ ⇒ not (toggle 0→1 and 1→0), I generate a clock signal of 20 ns period. Finally, using the given input table, I insert values to test all cases. Below is the schematic generated by Questa:

Below are the simulation waveforms:

32'hxxxxxxxx

branch instruction.

(ID) as parameters:

TYPE

R_type

I_typr

S_type

L_type

Reset

100

top_proc:

Outputs:

IF

ID

EX

MEM

WB

defined as parameters.

Current State

1) Instantiate the datapath.

000

ΙF

clk 1'hx

ite 1'hx 5'hxx

0001 19a54 EXERCISE 3 *Module regfile*: First, I introduce the parameter DATAWIDTH using #(parameter name = value). Then I create 32 registers of 32-bit each initialized to zero. To ensure writing occurs before reading, I use an if statement inside the always block to check for a write, and if true, it executes before reading. Below is the schematic generated by Questa:

ΑΣΚΗΣΗ 4 1) PC Block: Initially, the reset signal rst is considered active high. An always block is used where first an if checks if rst is high and assigns INITIAL_PC to PC. Then another if checks if loadPC is high, and using an if-else block and PCSrc signal, assigns the appropriate value to PC based on

2) Instruction Decoder: For simplicity, I define all possible outputs of the Instruction Decoder

ENCODING

0→000

1→001

2→010

3→011

AB_6

INSTRUCTIONS

SLT SLA

SLTI SLAI

SW

LW

AND OR XOR SUB

ADI ORI XORI SUNI

32'hxxxx.

instr[6:0]

7'b0110011

7'b0100011

7'b0000011

7'b0010011

B_type To find the instruction type, the 7 LSBs of instr are compared with the above table. These values are derived from the 7 LSBs of all instructions on page 148 of the RISC-V spec PDF. 3) I instantiate the regfile and pass the appropriate inputs based on diagram 7 on page 11 of the assignment PDF.. 4) *Immediate Generator*: I use the instruction type output from the decoder and the table on page 148 of the RISC-V spec PDF to generate the appropriate immediate for the input instruction. 5) Branch Target: As shown in diagram 7 on page 11 of the assignment PDF, by left-shifting the immediate by 1, we get the branch target. 6) MUX to select the second input of the ALU between immediate and RegRead2, selected by ALUSrc and implemented using a case statement. 7) ALU instantiation 8) MUX to select the write-back value between dReadData and ALU result based on MemtoReg signal. AΣΚΗΣΗ 5

FSM DIAGRAM

001

L ¼ S

010

EX

Current Next IUPUts State ۱ڪ S Reset X ΙF DI IF X 0 EX ID 0 MEM L'nS EX 0 WB 0 ΕX RnInB MEM X WB X 0 WB IF

2) Since reset is active high, when it becomes high, the system resets to state IF (000). If reset is low, state transitions occur based on the diagram/table. Each transition occurs on the next clock cycle. For ease, I define the 5 states as parameters and use a case statement inside an always block to perform the steps from the third column based on current_state. Current State Encoding

3) ALUSrc: An if checks if the instruction is Register or Branch type, then ALUSrc is 0; otherwise,

4) ALUCtrl: Based on instruction type, ALUCtrl signal is determined. For R_type, the value is found using the table on page 148 of the RISC-V spec PDF. For convenience, all ALUOPs are

top_proc_tb: To create the testbench, I define inputs as reg and outputs as wire. Then I instantiate the top_proc, INSTRUCTION_MEMORY, and DATA_MEMORY modules. DATA_MEMORY, the addr input corresponds to the 9 LSBs of dAddress, write enable to MemWrite, din/dout to dWriteData/ReadData. In INSTRUCTION_MEMORY, the adr input corresponds to the 9 LSBs of PC and the dout output to the instr signal. For the clock signal, I initialize clk and use '#10 forever clk = ~ clk' to create a 20 ns clock period. Then I make rst high to

#ALWAYS#50,129

#ALWAYS#119

Waveforms

00000015

Outputs

loadPC =1

D_P

1'ha

4'hx

L⇒MemRead=1,MemWrite=0 S⇒MemRead=0,MemWrite=1

B_type && zero=1⇒PCSrc=1 L⇒RegWrite=1,MemToReg=1 R⇒RegWrite=1,MemToReg=0 I⇒RegWrite=1,MemToReg=0

Encoding

3'b000

3'b001

3'b010

3'b011

3'b100

initialize the system and after 10 ns set it low to begin operation.

Below is the schematic generated by Questa:

MEM

011

00539433 008224b3 00000030 fd347813

00000056

00000402

00000018

Processor instructions executed from ROM: RISC-V PC(decimal) No Instruction Registers (decimal) 1 h00700093 addi x1, x0, 7 x1=7(line:1-4) 2 h01500113 addi x2, x0, 21 x2 = 21(line:5-8) 3 h002081b3 add x3, x1, x2 x3 = 28(line:9-12) x4=-9 4 12 hff700213 addi x4, x0, -9 (line:13-16) 5 16 hfef10293 addi x5, x2, -17 x5 = 4(line:17-20) 6 20 h00428333 add x6, x5, x4 x6 = -5(line:21-24) 7 h402183b3 sub x7, x3, x2 x7=7 (line:25-28) h00539433 sll x8, x7, x5 8 x8=112 (7<<4) (line:29-32) x9=1 9 32 h008224b3 slt x9, x4, x8 (line:33-36)

10 xor x10, x8, x2 36 h00244533 x10=101 (line:37-40) 11 40 h008575b3 and x11, x10, x8 x11=96 (line:41-44) srl x12, x11, x9 x12=48 (96>>1) 12 44 h0095d633 (line:45-48) 13 h003666b3 or x13, x12, x3 x13=60 (line:49-52) 14 sra x14, x4, x9 52 h40925733 x14 = -5(line:53-56) 15 sw x11, 0(x5)RAM[4]=x11 56 h00b2a023 (line:57-60)

16 h0002a783 lw x15, 0(x5)x15=96 60 (line:61-64) andi x16, x8, -45 17 64 hfd347813 x16=80 (line:65-68) ori x17, x16, 22 18 68 h01686893 x17=86 (line:69-72) srli x18, x13, 1 19 72 h0016d913 x18=30

(line:73-76) beq x15, x11, 16 20 76 h00b78863 PC ←PC+16 (line:77-80) h00000000 92 (line:93-96) 21 h00f92493 slti x9, x18, 15 96 x9=0 (line:97-100) 22 h03a44993 xori x19, x8, 58 x19=74 100 (line:101-104)

slli x20, x17, 1

srai x5, x15, 2

x20=172

x5=24

23

24

104

108

(line:105-108)

(line:109-112)

(line:113-116)

h00189a13

h4027d293

h00000000