

Experiment Name:

Experiment # 1: Familiarization with Fundamental Logic Gates

Experiment # 2: Universal Gates, Applications of Boolean Algebra

Experiment # 3: Parity Bit Checker and Generator


Required Components for Experiment -1,2,3:




1. IC 7408 × 1
2. IC 7432 x 1
3. IC 7404 × 1
4. IC 7400 x 1
5. IC 7402 × 1
6. IC 7486 x 1
7. IC 4077 x 1

Experimental Setup for Experiment - 1,2,3:

Result for Experiment - 1,2,3:

Truth Table		
inputs	outputs	
0 0	0	
0 1	0	
1 0	0	
1 1	1	
Inputs Output		
0 0 0	0	
0 1 1	1	
1 0 1	1	
1 1 1	1	






TOPIC NAME:

TIME:

DATE:

Output



0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned}
 & \left((A+A')' + (B+B')' \right)' + (A+B)' \\
 &= ((A'+A)'' + (B'+B)'' \cdot (A+B)'' \\
 &= ((A \cdot A') + (B \cdot B')) \cdot (A+B) \\
 &= (A' + B') \cdot (A+B) \\
 &= AA' + AB' + A'B + BB' \\
 &= AB' + A'B
 \end{aligned}$$

$$\begin{aligned}
 (A+B') &= A + (A'+B') \cdot B \\
 AA' + AB' + A'B + BB' & \\
 = AB' + A'B
 \end{aligned}$$

Inputs	Output
0 0	0
0 1	1
1 0	1
1 1	0

Aabrar

$(A \cdot A\bar{B})'$

$$\begin{aligned}
 & \frac{A \cdot \bar{A} \cdot B}{A \cdot \bar{A} \cdot B + \bar{A} \cdot B \cdot B} \\
 &= (A \cdot (A \cdot B)')'' + ((A \cdot B)' \cdot B)'' \\
 &= (A' + A \cdot B) + (A \cdot B + B') \\
 &= ((A \cdot (A \cdot B)')' \cdot ((A \cdot B)'+ B)')' \\
 &= (A \cdot (A \cdot B)')'' + ((A \cdot B)'+ B)'' \\
 &= (A \cdot (A \cdot B)')' + (B \cdot (A \cdot B)')' \\
 &= (A \cdot (\bar{A} + \bar{B})) + (B \cdot (\bar{A} + \bar{B})) \\
 &= A \bar{B} + \bar{A} B
 \end{aligned}$$

0	0	0
0	1	1
1	0	1
1	1	0

	Data				
	D ₃	D ₂	D ₁	D ₀	Parity
a	1	0	0	1	0
b	0	0	0	1	1
c	1	1	1	1	0
d	0	0	0	0	0

Aabrar

	Data					
	Parity	D ₃	D ₂	D ₁	D ₀	Error
a	1	1	0	0	1	1
b	0	0	0	0	1	1
c	0	1	1	1	1	0
d	1	0	0	0	0	1


Aabrar

Answer the following questions also as part of discussion:

1. Implement the following function using NAND gate only:
 $(A + (AB + C'D))'$. Do not simplify the function. Draw the circuit diagram only.
2. Draw the circuit diagrams of 3-bit parity checker and generator using NOR gate(s) only

[1]

$$(A + (AB + C'D))'$$



[2]

