

Name : Priya Prasad

PRN : 24070521179

Sec : C

Sem : 4th

Sub : MES CA1

Q 1. Write an 8051 Assembly Language Program (ALP) to generate the last four digits of your PRN using any arithmetic instructions. The program should not directly load the complete PRN number as an immediate value. Instead, it must use appropriate arithmetic operations such as ADD, MUL, or INC to form the number logically. The final result must be stored in the Accumulator register (AX). For example, if a student's PRN is 24070521211, the last four digits are 1211, and the value 1211 should be available in AX at the end of program execution.

The screenshot displays the Proteus 8051 simulator interface. The main window shows the assembly code for an 8051 microcontroller. The program is designed to calculate the last four digits of a PRN (1211) using arithmetic instructions. The code is as follows:

```
ORG 0000H
0000 MOV A, #07H
0002 MOV B, #10H
0005 MUL AB
0006 ADD A, #09H
0008 MOV R0, A
0009 MOV A, #01H
000B MOV B, #10H
000E MUL AB
000F ADD A, #01H

0011 MOV B, A
0013 MOV A, R0

END
```

The simulator also shows the hardware components of the system, including the 8051 microcontroller, a display, a keypad, and various peripheral devices. The display shows the calculated value 1211. The keypad is labeled with digits 0-9 and function keys. The hardware interface includes a DAC, an ADC, and a motor control unit.

Name : Priya Prasad

PRN : 24070521179

Sec : C

Q2. Execute an 8051-assembly language program for a safety-certified system in which the instructions CJNE, DJNZ, and SUBB are not permitted. Two unsigned numbers are stored in internal RAM locations 50H and 51H. The program must compare these two numbers using only the allowed instruction set (MOV, INC, DEC, JZ, JNZ, CLR, SETB, ANL, ORL) and store the comparison result in a register or memory location such that 01H indicates the value at 50H is greater than the value at 51H, 00H indicates both values are equal, and FFH indicates the value at 50H is less than the value at 51H. The program should be simulated for all three possible cases ($A > B$, $A = B$, $A < B$), and the solution must clearly explain how flag behavior (especially the Zero flag) is utilized to achieve comparison under the given instruction constraints.

CASE I : When $A > B$. Result is 01H

The screenshot displays the Proteus 8051 simulator interface. On the left, the system configuration shows a clock of 12.0 MHz and a reset value of 0x0000. The register window shows R0 at 0x04 and R1 at 0x09. The data memory window shows the values at 50H (0A) and 51H (05). The assembly program on the right is as follows:

```
RST  Assm  Run  New  Load  Save  CPY  Paste  BP
Reset: PC = 0x0000

MOV  R0, 50H    ; Copy A
MOV  R1, 51H    ; Copy B
COMPARE:
DEC  R0         ; Decrement A
DEC  R1         ; Decrement B
JZ   A_ZERO     ; Did R1 just b
MOV  A, R0      ; Check R0
JZ   B_GREATER  ; If R0 is zero
SJMP COMPARE    ; Neither is ze

A_ZERO:
MOV  A, R0
JZ   EQUAL     ; Both zero ? e
SJMP A_GREATER ; R1 zero first

A_GREATER:
MOV  52H, #01H
SJMP DONE

B_GREATER:
```

The data memory window shows the following values:

Addr	Value
00	09
01	04
02	00
03	00
04	00
05	00
06	00
07	00
08	00
09	00
0A	05
0B	01
0C	00
0D	00
0E	00
0F	00
10	00
11	00
12	00
13	00
14	00
15	00
16	00
17	00
18	00
19	00
1A	00
1B	00
1C	00
1D	00
1E	00
1F	00
20	00
21	00
22	00
23	00
24	00
25	00
26	00
27	00
28	00
29	00
2A	00
2B	00
2C	00
2D	00
2E	00
2F	00
30	00
31	00
32	00
33	00
34	00
35	00
36	00
37	00
38	00
39	00
3A	00
3B	00
3C	00
3D	00
3E	00
3F	00
40	00
41	00
42	00
43	00
44	00
45	00
46	00
47	00
48	00
49	00
4A	00
4B	00
4C	00
4D	00
4E	00
4F	00
50	0A
51	05
52	01
53	00
54	00
55	00
56	00
57	00
58	00
59	00
5A	00
5B	00
5C	00
5D	00
5E	00
5F	00
60	00
61	00
62	00
63	00
64	00
65	00
66	00
67	00
68	00
69	00
6A	00
6B	00
6C	00
6D	00
6E	00
6F	00
70	00
71	00
72	00
73	00
74	00
75	00
76	00
77	00
78	00
79	00
7A	00
7B	00
7C	00
7D	00
7E	00
7F	00

Name : Priya Prasad

PRN : 24070521179

Sec : C

CASE II : When A = B. Result is 00H

System Clock (MHz) 12.0

SBUF

R/O W/O TH0 TL0 R7 0x00 B 0x00

0x00 0x00 0x00 0x00 R6 0x00 ACC 0x00

RXD TXD 1 1 TMOD 0x00 R5 0x00 PSW 0x00

SCON 0x00 TCON 0x00 R4 0x00 IP 0x00

R3 0x00 IE 0x00

R2 0x00 PCON 0x00

R1 0x00 DPH 0x00

R0 0x00 DPL 0x00

SP 0x07

pins bits TH1 TL1

0xFF 0xFF P3 0x00 0x00

0xFF 0xFF P2

0xFF 0xFF P1 PC 8051

0xFF 0xFF P0 0x0043

PSW 0 0 0 0 0 0 0 0

Modify RAM

addr 0x51 0x04 value

Data Memory

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
40	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
50	04	04	00	00	00	00	00	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Copyright ©2005-2024 James Rogers

Remove All Breakpoints

RST Step Run New Load Save CPY Paste BP

Time: 75us - Instructions: 63

```
; Load values
0000| MOV A, 50H
0002| MOV R0, A      ; A
0003| MOV A, 51H
0005| MOV R1, A      ; B

COMPARE:
0006| DEC R0
0007| DEC R1

0008| MOV A, R0
0009| JZ R0_ZERO    ; A exhausted

000B| MOV A, R1
000C| JZ R1_ZERO    ; B exhausted

000E| SJMP COMPARE

R0_ZERO:
0010| MOV A, R1
```

CASE III : When A < B. Result is FFH

System Clock (MHz) 12.0

SBUF

R/O W/O TH0 TL0 R7 0x00 B 0x00

0x00 0x00 0x00 0x00 R6 0x00 ACC 0x00

RXD TXD 1 1 TMOD 0x00 R5 0x00 PSW 0x00

SCON 0x00 TCON 0x00 R4 0x00 IP 0x00

R3 0x00 IE 0x00

R2 0x00 PCON 0x00

R1 0x05 DPH 0x00

R0 0x00 DPL 0x00

SP 0x07

pins bits TH1 TL1

0xFF 0xFF P3 0x00 0x00

0xFF 0xFF P2

0xFF 0xFF P1 PC 8051

0xFF 0xFF P0 0x0000

PSW 0 0 0 0 0 0 0 0

Modify RAM

addr 0x50 0x04 value

Data Memory

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
00	00	05	00	00	00	00	00	00	00	00	00	00	00	00	00	00
10	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
20	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
30	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
40	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
50	04	09	FF	00	00	00	00	00	00	00	00	00	00	00	00	00
60	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00
70	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00	00

Copyright ©2005-2024 James Rogers

Remove All Breakpoints

RST Asm Run New Load Save CPY Paste BP

Reset: PC = 0x0000

```
; Load values
MOV A, 50H
MOV R0, A      ; A
MOV A, 51H
MOV R1, A      ; B

COMPARE:
DEC R0
DEC R1

MOV A, R0
JZ R0_ZERO    ; A exhausted first

MOV A, R1
JZ R1_ZERO    ; B exhausted first

SJMP COMPARE

R0_ZERO:
MOV A, R1
```

Name : Priya Prasad

PRN : 24070521179

Sec : C

Q3. A student claims that two assembly programs are equivalent because both access the same RAM address; however, this claim is incorrect due to the difference in addressing modes. In this case study, write two short assembly programs—one using direct addressing and the other using indirect addressing—such that both reference the same RAM location. Using an appropriate initial RAM configuration, demonstrate a situation where the outputs of the two programs differ even though the base address is the same. Support the observation with register and RAM snapshots from simulation, and explain that the difference arises because direct addressing accesses the data stored at the given address, whereas indirect addressing treats the contents of that address as a pointer to another memory location, leading to different data being fetched and hence different outputs.

CASE 1 Direct

System Clock (MHz) 12.0

SBUF

R/W W/O TH0 TL0 R7 0x00 B 0x00

0x00 0x00 0x00 0x00 R6 0x00 ACC 0x90

RXD TXD TMOD 0x00 R5 0x00 PSW 0x00

1 1 TCON 0x00 R4 0x00 IP 0x00

SCON 0x00 R3 0x00 IE 0x00

R2 0x00 PCON 0x00

R1 0x00 DPH 0x00

R0 0x00 DPL 0x00

SP 0x07

PC 0x0011 PSW 0 0 0 0 0 0 0 0

Modify RAM

Data Memory

addr 0x40 0x00 value

0 1 2 3 4 5 6 7 8 9 A B C D E F

00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

30 90 00 00 00 00 00 00 00 00 00 00 00 00 00 00

40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

60 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

70 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Copyright ©2005-2024 James Rogers

Remove All Breakpoints

RST Step Run New Load Save CPY Paste BP

Time: 15us - Instructions: 14

0000 MOV 30H, #90H

0003 MOV A, 30H

END

P0.7 1 Display-select Decoder CS|DAC WR

P0.6 1 Keypad Column 2

P0.5 1 Keypad Column 1

P0.4 1 Keypad Column 0

P0.3 1 Keypad Row 3

P0.2 1 Keypad Row 2

P0.1 1 Keypad Row 1

P0.0 1 Keypad Row 0

P1.7 1 LED 7(Seg. dp|DAC DB7|LCD DB7

P1.6 1 LED 6(Seg. g|DAC DB6|LCD DB6

P1.5 1 LED 5(Seg. f|DAC DB5|LCD DB5

P1.4 1 LED 4(Seg. e|DAC DB4|LCD DB4

P1.3 1 LED 3(Seg. d|DAC DB3|LCD DB3

P1.2 1 LED 2(Seg. c|DAC DB2|LCD DB2

P1.1 1 LED 1(Seg. b|DAC DB1|LCD DB1

P1.0 1 LED 0(Seg. a|DAC DB0|LCD DB0

P2.7 1 SW 7|ADC DB7

P2.6 1 SW 6|ADC DB6

P2.5 1 SW 5|ADC DB5

P2.4 1 SW 4|ADC DB4

P2.3 1 SW 3|ADC DB3

P2.2 1 SW 2|ADC DB2

P2.1 1 SW 1|ADC DB1

P2.0 1 SW 0|ADC DB0

P3.7 1 ADC RD|Comparator Output

P3.6 1 ADC WR

P3.5 1 Motor Sensor

P3.4 1 Display-select Input 1

P3.3 1 AND Gate Output|Display-se..t 0

P3.2 1 ADC INTR

P3.1 1 Motor Control Bit 1|Ext. UART Rx

P3.0 1 Motor Control Bit 0|Ext. UART Tx

DI i LD

1 2 3 AND Gate Disabled

U No Parity 8-bit UART @ 4800 Baud

Color calibration icon

Name : Priya Prasad

PRN : 24070521179

Sec : C

CASE 2 Indirect

The screenshot displays the Proteus 8.10 SP3 simulation environment for an 8051 microcontroller project named "CASE 2 Indirect".

8051 Register and Pin Configuration:

- System Clock (MHz): 12.0
- SBUS: 1
- R/O: 0x00, W/O: 0x00, TH0: 0x00, TL0: 0x00
- R7: 0x00, B: 0x00
- R6: 0x00, ACC: 0x99
- R5: 0x00, PSW: 0x00
- R4: 0x00, IP: 0x00
- R3: 0x00, IE: 0x00
- R2: 0x00, PCON: 0x00
- R1: 0x00, DPH: 0x00
- R0: 0x40, DPL: 0x00
- SP: 0x07
- PC: 0x0028
- PSW: 0 0 0 0 0 0 0 0 0 0
- pins: bits, TH1: 0x00, TL1: 0x00
- 0xFF 0xFF P3, 0xFF 0xFF P2, 0xFF 0xFF P1, 0xFF 0xFF P0
- Modify RAM: Data Memory, addr: 0x30, 0x00, value
- 0 1 2 3 4 5 6 7 8 9 A B C D E F
- 00 40 00 00 00 00 00 00 00 00 00 00 00 00 00 00
- 10 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
- 20 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
- 30 40 00 00 00 00 00 00 00 00 00 00 00 00 00 00
- 40 99 00 00 00 00 00 00 00 00 00 00 00 00 00 00
- 50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
- 60 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00
- 70 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Assembly Code:

```
0000 MOV 30H, #40H
0003 MOV 40H, #99H
0006 MOV R0, 30H
0008 MOV A, @R0
END
```

IO Devices and Configuration:

- DI, LD
- AND Gate Disabled
- Key Bounce Disabled
- Standard
- U: No Parity, 8-bit UART @ 4800 Baud
- Rx, Tx
- Rx Reset, Tx Send
- 0.0 V input
- 11111111
- ADC
- MAX, MIN
- Motor Enabled
- 0.0 V output
- Scope
- DAC
- BF: 0, AC: 0x00, IR: 0x00, DR: 0x00
- 8888

Name : Priya Prasad

PRN : 24070521179

Sec : C

Q4. Write an 8051 Assembly Language Program in which you must use logical instructions to construct a numeric result. Using multiple logical instructions such as ANL, ORL, and CLR, generate the last four digits of your own mobile number through a suitable sequence of operations (you may split the digits and combine them logically as required). Do not directly load the complete 4-digit number as an immediate value. The program should use more than one logical instruction, and at the end of execution the Accumulator (A) must contain the last four digits of your mobile number. Simulate the program and verify that the final value in the Accumulator matches your mobile number's last four digits.

The screenshot displays the Proteus 8051 simulator interface. The top window shows the assembly code for an 8051 microcontroller. The code is as follows:

```
ORG 0000H
; --- TASK 1: CONSTRUCT '78' IN
0001 MOV A, #0FFH ; Start with all bits set
0002 ANL A, #80H ; ANL (Logical AND)
0004 MOV R1, #07H ; Load a temporary register with 7
0006 ORL A, R1 ; ORL (Logical OR): Combine 80H and 7H
0007 MOV B, A ; Move constructed '78' to Register B

; --- TASK 2: CONSTRUCT '67' IN
0009 CLR A ; CLR (Clear): Reset Accumulator
000A ORL A, #10H ; Set high nibble to 10H
000C MOV R2, #09H ; Load temporary register with 9
000E ORL A, R2 ; Combine 10H and 9H

; --- FINAL RESULT ---
; Register B = 78H
; Accumulator A = 67H
; The pair B:A now represents the number 7867
END
```

The bottom window shows the hardware interface of the 8051 microcontroller. It includes a keypad, a display showing '8888', a scope showing '0.0V', and a motor control section. The motor control section has a 'Motor Enabled' checkbox and a 'Motor Control Bit 0' input. The display shows the final result of the program, which is '8888'.

Name : Priya Prasad

PRN : 24070521179

Sec : C

Q5. An embedded logger stores event codes in internal RAM from 40H to 5FH, but due to strict memory limitations the data must be compacted in-place without using any additional RAM or the stack. Write an assembly language program that scans the memory range 40H–5FH using only indirect addressing, removes all occurrences of the value FFH, shifts the remaining valid data bytes to the left to eliminate gaps, and fills the unused memory locations at the end of the range with 00H. Execute the program to show the RAM contents before and after execution, and clearly explain the pointer movement logic used to identify valid data, shift it correctly, and overwrite invalid entries under the given constraints.

The screenshot displays the Proteus simulation environment with the following components:

- System Configuration:** System Clock (MHz) is set to 12.0. The SBUF register is shown with its I/O status.
- Register File:** Registers R0-R7, W0-W7, TH0-TL0, TH1-TL1, and PC are visible. The PC register is highlighted at address 8051.
- Assembly Program:** The program is loaded in the assembly window, showing instructions from 0000 to 003C. The program starts with `MOV 40H, #12H` and ends with `MOV 54H, #67H`. It includes a loop that scans memory from 40H to 5FH, removing FFH values and shifting valid data left.
- Data Memory:** A table showing memory addresses from 00 to 70. The initial state shows FFH values at 40H-5FH, which are being compacted.
- Hardware Interface:** The bottom panel shows a keyboard, a display (8888), an ADC (11111111), and a motor control interface.