


5th October, 2023

UNIT-3

Adders, Multiplication, Division

Architecture



base component: adder

* we cannot use 1 bit FA to make 32 bit /
64 bit FA, delay would increase.



we use Prefix adder

Prefix adder: purpose: to reduce time taken by FA

$$4 \text{ bit} \Rightarrow i \rightarrow [0 - 3]$$

$$c_3 \ c_2 \ c_1 \ c_0$$

$$8 \text{ bit} \Rightarrow i \rightarrow [0 - 7]$$

$$a_3 \ a_2 \ a_1 \ a_0$$

$$b_3 \ b_2 \ b_1 \ b_0$$

$$a_i, b_i, \text{sum}_i \Rightarrow i \rightarrow [0 - (n-1)]$$

$$s_3 \ s_2 \ s_1 \ s_0$$

Carry-Lookahead Adder

N-bit	a_i	b_i	c_i	s_i	c_{i+1}	
	0	0	0	0	0	① if $a_i = b_i = 0$ $c_{i+1} = 0$ $k_{(i)}$
	0	0	1	1	0	
	0	1	0	1	0	③ if $a_i \neq b_i$ propagate (p_i)
	0	1	1	0	1	$c_{i+1} = c_i$
	1	0	0	1	0	
	1	0	1	0	1	② if $a_i = b_i = 1$ generate (g_i)
	1	1	0	0	1	$c_{i+1} = 1$ V_{dd}
	1	1	1	1	1	


* critical path = longest path

kill signal $k_i = \bar{a}_i \cdot \bar{b}_i$

propagate signal $p_i = a_i \oplus b_i$

generate signal $g_i = a_i \cdot b_i$

PGA adder



here we have to wait for carry from previous stage

critical path: $\leftarrow \rightarrow$

$$p_i = q_i \oplus b_i$$

$$g_i = a_i \cdot b_i$$

$$k_i = \bar{a}_i \bar{b}_i$$

$$S_i = a_i \oplus b_i \oplus c_i \quad (\text{from FA})$$

$$S_i = p_i \oplus c_i \quad \boxed{1}$$

$$C_{i+1} = \bar{a} \bar{b} c + \bar{a} \bar{b} \bar{c} + a \bar{b} \bar{c} + a b c \quad (\text{from TT})$$

$$C_{i+1} = a_i b_i + b_i c_i + c_i a_i \quad (\text{from k-map})$$

$$= c (\bar{a} b + a \bar{b}) + a b (\bar{c} + c)$$


$$= c (a \oplus b) + a b$$

$$\boxed{C_{i+1} = c \cdot p_i + q_i} \quad \boxed{2}$$

Ripple \Rightarrow propagation, carry is propagate in every state.

$$\text{if } p_i = 1 ; C_{i+1} = c_i$$

$$\text{if } p_i = 0 ; C_{i+1} = a_i \quad (\text{or}) \quad C_{i+1} = b_i$$



* CLA: Carry Look Ahead

here no dependency from previous state

→ Mathematical proof of no dependency:

$$c_{i+1} = g_i + p_i c_i$$

$$i=0 \quad c_0 = g_0 + p_0 c_0$$

$$i=1 \quad c_1 = g_1 + p_1 c_1$$

$$c_2 = g_1 + p_1(g_0 + p_0 c_0)$$

$$c_2 = g_1 + p_1 g_0 + p_1 p_0 c_0 \quad \text{only initial carry is enough, } c_1 \text{ is eliminated}$$

$$i=2 \quad c_3 = g_2 + p_2 c_2$$


$$= g_2 + p_2(g_1 + p_1 g_0 + p_1 p_0 c_0)$$

$$= g_2 + p_2 g_1 + p_1 p_2 g_0 + p_1 p_2 p_0 c_0$$


\therefore we only need a_i, b_i and c_0

only p and g (no k) $\therefore pg$ adder.

* PG adder = CLA adder




txBk notation:



another way:

Practical way:
using switches

(not in syllabus)



9th October, 2023


→ Types of CLAs

1. Ripple - carry adders (slow) $N < 8$
2. Carry - lookahead adders (fast) $N \approx 8$
3. Prefix adders (faster) $N \approx 8$

RCA $N = 8\text{-bit}$

$$t_p = N t_{\text{AND-OR}}$$

(max delay)



CLA

$$p_i = a_i \oplus b_i$$

$$g_i = a_i \cdot b_i$$


$$S_i = p_i \oplus C_i$$

$$C_{i+1} = g_i + p_i C_i$$

$$N = 16$$

for any value of N C_{in} will be

$1 - b_7$



external view


$$C_{i+1} = g_i + p_i C_i$$

$$C_{15} = g_{14} + p_{14} [C_{14}]$$

$$C_{15} = G_{15}[14:0] + P_{15}[14:0] C_0$$

group generate signal group propagate signal

$$C_{16} = G_{15}[15:0] + P_{15}[15:0] C_0$$




$-K = \text{no. of blocks / stages}$
 (not +blk)
 convention

architecture for C_2

$$C_2 = g_1 + P_1 g_0 + P_1 P_0 C_0$$


$P_1:0$ $P_1:0$



for C_3

$$C_3 = g_2 + P_2 g_1 + P_1 P_2 g_0 + P_0 P_1 P_2 C_0$$

$P_2:0$ $P_2:0$





CLA delay: $t_{CLA} = t_{pg} + t_{pg_block} + \left(\frac{N-1}{k}\right)t_{AND-OR} + kt_{FA}$

trbk notation k = width of each stage


$$\left(\frac{N}{k}\right) = \text{no. of stages}$$

→ Analyzing CLA $N=30$, $k=3$

$A_{29:27} B_{29:27}$



this block is not for first one
just for last one



$$t_{p_{CLA}} = t_{pg} + t_{pg_block}$$



$$\max(t_{AND}, t_{OR}) \quad | \quad (k-1)t_{AND} + (k-1)t_{OR}$$

$$+ \left(\frac{N}{k} - 1 \right) t_{AND_OR} + k t_{p_{sum}}$$

FA

- Date _____
- ① Bitwise Pg
 - ② ⌊ group Pg
 - ③
 - ④ sum logic

Compare the delay of 32-bit ripple-carry, carry-lookahead adders. The carry-lookahead adder has 4-bit blocks. Assume that each two-input gate delay is 100 ps and the full adder delay is 300 ps.




$$t_{\text{ripple}} = N t_{\text{FA}} = 32(300 \text{ ps}) = 9.6 \text{ ns}$$

$$t_{\text{CLA}} = t_{\text{pg}} + t_{\text{lg-block}} + (N/k - 1)t_{\text{AND-OR}} + k t_{\text{FA}}$$

$$= 100 + 600 + 7(200) + 4(300)$$

$$= 3.3 \text{ ns}$$



q. Find out gate delay for 4-bit RCA, CLA. Take each gate delay is 10ns.

$$t_{RCA} =$$

$$\rightarrow = 40 \text{ ns}$$

$$t_{RCA} = t_{pg} + t_{pg-block} + \left(\frac{N-1}{k}\right) t_{AND-OR} + k t_{FA}$$

Prefix Adder Delay

delay of an N-bit prefix adder

$$t_{PA} = t_{pg} + \log_2 N (t_{pg-prefix}) + t_{XOR}$$

10th October, 2023

$N=8$ * depends on prefix component

* replacing C with g with proper subscript

* 3 steps →

*Date _____
Page _____*

$i=3 \quad i=2 \quad i=1 \quad i=0$


$$\begin{matrix} c_{in} \\ a_3 & a_2 & a_1 & a_0 \\ b_3 & b_2 & b_1 & b_0 \end{matrix}$$

$$\begin{aligned} C_{i+1} &= g_i + p_i c_i \\ C_i &= g_{i-1} + p_{i-1} c_{i-1} \\ C_{i-1} &= g_{i-2} + p_{i-2} c_{i-2} \end{aligned}$$

PA generate and propagate signals:

$$G_{i:j} = G_{i:k} + P_{i:k} G_{k-1:j}$$

$$P_{i:j} = P_{i:j} P_{k-1:j}$$



$$\begin{aligned} \textcircled{*} G_{i:j} &= G_L + P_L G_R \\ &= G_{i:k} + P_{i:k} G_{k-1:j} \end{aligned}$$

e.g: given

A 1 0 1 0

B 0 1 1 1

C_{in} 1

N = 4

(left) col.

$$G_i = a_i b_i$$

$$P_i = a_i \oplus b_i$$

			L	R	L	R	
R1	col no.	3	2	1	0	-1	C _{in}
R2	G _i	0	0	1	0		1
R3	P _i	1	1	0	1	X	

Algorithm:

Step 1: Fill C_{in} $\rightarrow -1^{\text{th}}$ col.

Step 2: Compute G_i & P_i \Rightarrow Bit wise
 (R2) (R3)

Step 3: Group G & P (grouping of 2 cols from R to L)
 (" 4 " ")

Step 4: S_i expression

grouping of 2nd. (a) $G_{0:-1} = G_L + P_L G_R$
 $= G_0 + P_0 G_{-1} \Rightarrow 0 + 1(1) = 1$

$G_{0:-1} = 1$

(b) $G_{2:1} = G_L + P_L G_R$
 $= G_2 + P_2 G_1$
 $= 0 + 1(1)$

$G_{2:1} = 1$

$P_{0:-1} = P_0 P_{-1}$
 $= X$ we don't have this

(c) $P_{2:1} = P_2 P_1$
 $= 1 \cdot 0 = 0$

(d) $P_{0:-1} = \text{Not used}$

$G_{2:-1} = G_L + P_L G_R$
 $= G_{2:1} + P_{2:1} G_{0:-1}$
 $= 1 + 0(1)$

$G_{2:-1} = 1$

RCA
procedure

$$\begin{array}{r}
 & c_3 & c_2 & c_1 \\
 & 1 & 1 & 1 & 1 \\
 A & 1 & 0 & 1 & 0 & C_m \\
 & 0 & 1 & 1 & 1 \\
 \hline
 B & 0 & 1 & 1 & 1 \\
 & 0 & 0 & 1 & 0
 \end{array}$$

white cell - implementing bit-cell
 black cell - implementing $G_{i:i-1}$ & $P_{i:i-1}$

$$G_{1:-1} = G_L + P_L G_{1R}$$

$$= G_1 + P_1 G_{0:-1}$$


$$= 1\phi + 0(1) = 1$$

needed
for S2
(from fig)

prev carry
(C_1)

* replace C with g values, keeps data ready
 without C

* Prefix Adder Schematic



$$\begin{array}{l} A \rightarrow 011001 \\ B \rightarrow 101010 \\ C_{in} \rightarrow 0 \end{array}$$

$$G_{2:-1} = G_2 + P_2 G_1 \\ = 0 + 0(0) = 0$$

~~$G_{8:-1} = G_L + P_L G_{1R}$~~

~~$= G_{8:7} + P_{8:7} G_{6:-1}$~~

~~$P_{2:-1} = P_2 P_1 = 0$~~

$$\begin{array}{r} 543210 \\ A \oplus B \oplus C_{in} \\ \hline 011010 \end{array}$$

$$\begin{array}{r} 101010 \\ \hline B \end{array}$$

$$\begin{array}{r} 001000 \\ \hline G_i \end{array}$$

$$\begin{array}{r} 110011 \\ \hline P_i \end{array}$$


$$G_{4:3} = 1 \quad G_{2:1} = 0 \quad G_{0:-1} = 0 + 1(0) = 0$$

$$G_{2:-1} = G_{2:1} + P_{2:1} G_{0:-1} = 0 + 0(0) = 0$$


12th October, 2023 Binary Multiplication

Array Multiplier

$$\rightarrow N = 2b.i.t$$




* We will use $H \cdot A$ as there is no carry-in (we take direct op. of AND)




$$\rightarrow N = 4 \text{ bit}$$

A 4-bit $\Rightarrow m$

B 4-bit $\Rightarrow n$



carry of 100



NND \rightarrow 16 gates ($m \times n$)


HA \rightarrow 4 (in address)


FA \rightarrow 2 m

$$N+1 = FA$$

$$1 = HA$$

* In FA if we make $C_{in} = 0$ it becomes HA





concatenation of A, Q

add A, M carry generated is C

e.g.: $M = 0100 \text{ (4),}_0$ $Q = 0011 \text{ (3),}_0$



i=0 0 0000 0011 4 initialize
+ 0100

1st iteration 0 0100 0011 4 $A \leftarrow A + M$

0 0010 0001 3 shift Right ($C_1 Q$)
+ 0100
 $(n \leftarrow n-1)$

2nd iteration 0 0110 0001 2 $A \leftarrow A + M$

0 0011 0000 2 shift Right
 $\downarrow \downarrow \downarrow \downarrow$

3rd iteration 0 0011 0000 Nop.
0 0001 1000 1 shift Right

4th iteration 0 0001 1000 stop
0 0000 1100 0
 $(12),_0$

Resources (N-bit)

1. N-bit FA
2. N-bit shift registers

use these

N clock cycle times (N iterations)

advantage: no use of multiple resources

1100
1011

M = 13 (1101)

Q = 11 (1011)

C A Q n

$$\begin{array}{r} 0 \quad 0000 \\ + 1101 \end{array} \quad 1010 \quad 1104$$

$$\begin{array}{r} 0 \quad 1100 \\ 0110 \\ + 1101 \end{array} \quad 1011 \quad 1100 \quad 4 \quad A + A + M$$

3 shift
(n+1)

$$\begin{array}{r} 1 \quad 0011 \\ 1001 \end{array} \quad 1101 \quad 1110 \quad 3$$

2

$$\begin{array}{r} 0 \quad 1001 \\ 0100 \\ + 1101 \end{array} \quad 1110 \quad 1110$$

$$\begin{array}{r} 1 \quad 0001 \\ 1000 \end{array} \quad 1111 \quad 1$$

0 0101
0000
0101
0011 0011

M = 5 (101) Q = 6 (110)

C A Q n

$$0 \quad 000 \quad 110 \quad 00300$$

$$0 \quad 000 \quad 110 \quad 010 \quad \text{NOP}$$

$$\xrightarrow{000} \quad 010 \quad 201 \quad \text{shift}$$

$$+ 101 \quad 010$$

$$011 \quad \{01\} \quad 010 \quad 0021101$$

$$001 \quad 010 \quad 100 \quad 1$$

$$+ 101 \quad 100$$

$$011 \quad 101 \quad 101 \quad 1$$

$$001 \quad 010 \quad 100 \quad 0$$

11010011
10100
Array Multiplier method (doesn't work with signed nos.)


$$\begin{array}{r} \underline{6 \times 2} \\ 6 \rightarrow 0110 \\ 2 \rightarrow \underline{0010} \\ 0000 \\ 0110 \\ 0000 \\ \hline 0000 \\ (0001100)_{12} \end{array}$$


array
multiplier

$$\begin{array}{r} \underline{-6 \times -2} \\ 1010 \\ 1110 \\ \hline 0000 \\ 1010X \\ 1010XX \\ \hline 1001100 \end{array}$$

replicating MSB

$$\begin{array}{r} \underline{\textcircled{0} \textcircled{0}} 00000 \\ \textcircled{1} \textcircled{1} 1010 \\ \textcircled{1} 1010 \\ \hline 1010 \\ \hline 101100 \end{array}$$






$\times \text{OR}$

0 0	0	+ve	+M
0 1	1	?	-M
1 0	1	?	-M
1 1	0	+ve	+M

17th October, 2023
Booth's Multiplier / Algorithm : ③


- ① array
- ② add-shift ($C[A]$)
- ③ Booth's



* Arithmetic Shift Right (retains sign)

$$\begin{array}{r}
 11011 \\
 10010 \\
 100100 \\
 \hline
 00000
 \end{array}
 \quad
 \begin{array}{r}
 00000 \\
 11101 : (M) \\
 + \\
 \hline
 11101
 \end{array}
 \quad
 \begin{array}{r}
 10010 = M \\
 11101 = M^- \\
 + \\
 \hline
 10111 = Q
 \end{array}$$

Algorithm



e.g. $9 \times (-3)$ using $n = 5$ bit
M Q

$$M = 01001$$
$$-M = 10111$$

$$Q = 11101$$

$M = 01001$	$-M = 10111$	$Q = 11101$
$\begin{array}{r} \text{if } 10 : A \leftarrow A - M \quad \text{if } 01 : A \leftarrow A + M \\ \hline 1 : 00000 & 11011 \\ (-M) : 10111 & + \frac{01001}{10111} \\ \hline & \text{ignore} \end{array}$		

A	$Q_4\ Q_3\ Q_2\ Q_1\ Q_0$	Q_{-1}	n	Operations
00000	1 1 1 0 ①	②	5	Initialize
10111	1 1 1 0 1	0	4	$A \leftarrow A - M$
11011	1 1 1 1 ①	①	4	ASR
00100	1 1 1 1 0		3	$A \leftarrow A + M$
0010111	0 1 1 1 ① ①		3	ASR
11001	0 1 1 1 1		2	$A \leftarrow A - M$
11000	1 0 1 1 ①	①	2	ASR
11100	1 0 1 1 1			NOP
11110	0 1 0 1 ①	①	1	ASR
11110	0 1 0 1 1			NOP
01111	0 0 1 0 1	1	0	ASR

$$-(1 \times 2^6) + (1 \times 2^5) + (1 \times 2^4) + (1 \times 2^3) + (1 \times 2^2) + (1 \times 2^1)$$

$$= -27$$

2's complement

$$\begin{array}{r}
 00000 \quad 11010 \\
 \hline
 00000 \quad 110101
 \end{array}$$

$$(27)_{10} = 1100011$$

$$\begin{array}{l}
 \text{eg2: } -5 \times 4 \quad n=4 \\
 M = 1011 \quad (-5) \\
 Q = 0100 \quad (4) \\
 -M = 0101 \quad (+5)
 \end{array}
 \quad
 \left| \begin{array}{l}
 1,0 \Rightarrow A \leftarrow A - M \\
 \begin{array}{r}
 A \quad 0000 \\
 -M \quad 0101 \\
 \hline
 0101
 \end{array} \\
 + 1011 \\
 \hline
 1101
 \end{array} \right.$$

A	Q	Q_r	n	operation
0000	0100	0	4	initialize

0000	0100	0	1110	NOP
0000	0010	0	1101	ASR

0000	0010	0	1110	NOP
0000	0000	0	1101	ASR


0101	0001	0	11010	$A \leftarrow A - M$
0010	1000	0	10100	ASR

1101	1000	1	11010	$A \leftarrow A + M$
1110	1100	0	10100	ASR

$$\begin{array}{l}
 \text{eg3: } -6 \times -5 \quad n=5 \text{ bit} \\
 (M) \quad (Q)
 \end{array}$$

$$\begin{array}{l}
 M: 11011 \quad (-5) \\
 M: 11010 \quad (-6) \\
 -M: 00110 \quad (6) \\
 -Q: 00101 \quad (5)
 \end{array}
 \quad
 \begin{array}{r}
 : 11001 \\
 : + \underline{1} \\
 : 11010 \quad (6) \\
 : + \underline{1} \\
 : 11011 \quad (-5)
 \end{array}
 \quad
 \begin{array}{r}
 (6) \quad 0 \quad 0 \quad 1 \quad 1 \quad 0 \\
 (5) \quad 0 \quad 0 \quad 1 \quad 0
 \end{array}$$

$$\begin{array}{r}
 11101 \\
 + 100110 \\
 \hline
 000111
 \end{array}
 \quad
 \begin{array}{r}
 00001 \\
 + 11010 \\
 \hline
 11011
 \end{array}$$



Division

A	Q	Q-1	n	operation
00000	11010	①	5	initialize
00110	11011	0	M	
00011	01100	①	4	A ← A - M
00011	01101	1		ASR
00001	10110	①	3	ASR
11011	10110	1		A ← A + M
11101	11010	①	2	ASR
00011	11011	0		A ← A - M
00001	11101	①		ASR
00001	11101	1		NOP
00000	11110	1	0	ASR

16842

0 = 0

1 = 1

M + A = A

A shifted

↓
shifted = 10101

Division

↓
shifted = N+1

(13) Divisor M = 1101

1101

(274) Dividend Q = 100010010


↓
End

19th October, 2023

Method 1 Restoring Division

Algorithm

Fix b:




Q: Dividend = 1010 $\rightarrow (10)_d \leftarrow Q$
 Divisor = 0011 $\rightarrow (3)_d \leftarrow B$
 $n = 4$ -bit

Change representation of B from n to $n+1$.
 Consider $-B$

$$B \Rightarrow 00011$$

$$-B \Rightarrow 11101$$

use this:



$$10 \div 3$$

Dividend

A Q operation

0 0 0 0 0 Q₃ Q₂ Q₁ Q₀
8 4 2 1

0 0 0 0 0 1 0 1 0 initialize

A 0 0 0 0 1 0 1 0 □ shift left

(-B) 1 1 1 0 1
+
A ① 1 1 1 0

| A is -ve ; set Q₀ = 0
B 0 0 0 1 1

(+) 0 0 0 0 1 0 1 0 0 set Q₀ = 0
A < A + B

0 0 0 1 0 1 0 0 □ shift left
(-B) 1 1 1 0 1
+ sub (A - B)

① 1 1 1 1
| -ve set Q₀ = 0
B 0 0 0 1 1 0 set Q₀ = 0
A < A + B

0 0 0 1 0 1 0 0 0 shift left
-B 1 1 1 0 1
0 0 0 1 0 1 - B A - B


+ve set Q₀ = 1
0 0 0 1 0 0 0 0 1 Q₀ = 1

0 0 1 0 0 0 0 1 □ shift left
-8 1 1 1 0 1
0 0 0 0 1 A - B

remainder 0 0 0 0 1 quotient 0 0 1 1 Q₀ = 1

Non-Restoring Division

Method 2:
Iterations:



Q: 11/5

$$\begin{array}{l} Q = 1011 \\ B = 00101 \\ -B = 11011 \end{array}$$

Dividend

-B 11011

A

Q

Q₃ Q₂ Q₁ Q₀

operation

00000

1 0 1 1

initialize

↓
00001

0 1 1 □

shift left

A \leftarrow A - B

$$+ (-B) \underline{11011}$$

1 1 1 0 0

0 1 1 0

-ve; Q₀ = 0

↓
1 1 0 0 0

1 1 0 □

shift left

A \leftarrow A + B

$$+ (+B) \underline{00101}$$

1 1 1 0 1

1 1 0 0

-ve; Q₀ = 0

↓
1 1 0 1 1

1 0 0 □

shift left

A \leftarrow A + B

$$+ (+B) \underline{00101}$$

0 0 0 0 0

1 0 0 1

+ve; Q₀ = 1

↓
0 0 0 0 1

0 0 1 □

shift left

A \leftarrow A - B

$$+ (-B) \underline{11011}$$

1 1 1 0 0

0 0 1 0

-ve; Q₀ = 0

(+B) 0 0 1 0 1

0 0 0 0 1

0 0 1 0

checking remainder

remainder = 1

quotient = 2

$$\begin{array}{r} Q = 1100 \\ -B = 00100 \\ -B = 11100 \end{array}$$

1101
1100
8421
1100



12/4

Non-restoring

A

Q

$q_3 q_2 q_1 q_0$

00000

1100

op

1101
00

initialize

00001

100

-B) 11100

+ 11101

1000

shift left

$A \leftarrow A - B$

-ve; $q_0 = 0$

11011

000

(+B) 00100

+ 11111

0000

shift left

$A \leftarrow A + B$

-ve; $q_0 = 0$

11110

000

(+B) 00100

+ 00010

0001

SL

$A \leftarrow A + B$

+ve; $q_0 = 1$

00100

001

(+B) 11100

+ 00000

0011

SL

$A \leftarrow A - B$

+ve; $q_0 = 1$

00000

011

(+B) 11100

+ 11100

0110

SL

$A \leftarrow A - B$

-ve; $q_0 = 0$

+B 00100

X 000000

0110

semi-adder check

$$M = 00011_2 - (B) \text{ Divisor} \quad -B = 1110_1$$

$$\begin{array}{r} S \quad A \quad Q \\ 0 \quad 0000 \quad 1000 \\ \hline \end{array} \quad \begin{array}{r} 8 \mid 3 \\ \hline \end{array}$$

Restoring Division

$$\begin{array}{r} A \quad Q \\ 00000 \quad Q_3 \ Q_2 \ Q_1 \ Q_0 \\ \hline \end{array} \quad \text{ap.}$$

$$00000 \quad 1000$$

initialize



$$A \quad 00001 \quad 000 \square$$

shift left

$$A \leftarrow A - B$$

$$\begin{array}{r} -8 \\ \hline 11101 \\ \hline 01110 \end{array}$$

$$11110$$

$$+B \quad 00011$$

$$\text{set } Q_0 = 0$$

$$A \leftarrow A + B$$

$$00001 \quad 00000$$

$$00010 \quad 000 \square$$

SL

$$A \leftarrow A - B$$

$$\begin{array}{r} -8 \\ \hline 11101 \\ \hline 01111 \end{array}$$

$$01111$$

$$+B \quad 00011$$

$$\text{set } Q_0 = 0$$

$$A \leftarrow A + B$$

$$00010 \quad 00000$$

$$00100 \quad 000 \square$$

SL

$$A \leftarrow A - B$$

$$\begin{array}{r} -8 \\ \hline 11101 \\ \hline 00001 \end{array}$$

$$00001 \quad 0001$$

$$\text{set } Q_0 = 1$$

$$00010 \quad 001 \square$$

SL

$$A \leftarrow A - B$$

$$\begin{array}{r} -8 \\ \hline 11101 \\ \hline 01111 \end{array}$$

$$01111$$

$$\begin{array}{l} \text{set } Q_0 = 0 \\ A \leftarrow A + B \end{array}$$

$$\begin{array}{r}
 1 1 1 1 1 \\
 + B 0 0 0 1 1 \\
 \hline
 0 0 0 1 0
 \end{array}$$

$R = 2$

$$\begin{array}{r}
 0 0 1 0 \\
 \hline
 \varphi = 2
 \end{array}$$

} 4

9/12/4 restoring $\varphi = 1100$ $B = 00100$ $-B = 11100$

A φ op
 $Q_3 Q_2 Q_1 Q_0$
 initialize

00000	1100	SL $A \leftarrow A - B$
1111		
00001	1000	
-B 11100		

$\textcircled{1} 1101$

$11101 \leftarrow 2A = b$ 2.13
 $+ B 00100 \leftarrow 2S = S$ 2.14
 $000010 \leftarrow 1000$

set $Q_0 = 0$ $A \leftarrow A + B$

1111
 00011 0000 \square SL
 $A \leftarrow A - B$

$\textcircled{1} 11111$

111111
 $+ B 00100$
 000110000

set $Q_0 = 0$ $A \leftarrow A + B$

1111
 $-B 00100$
 00010 0001 \square SL
 $A \leftarrow A - B$

$\textcircled{1} 00000$
 00000 001 \square set $Q_0 = 1$

001 \square 001 \square SL
 $A \leftarrow A - B$
 $set Q_0 = 1$

20th October, 2023

LAB

1. Design 6:64 decoder using 2:4 decoders and 3:8 and gates

2. $y = ab + \bar{b}\bar{c} + \bar{a}bc$

- a) using 8:1 Mux

- b) using 4:1 Mux

- c) using 2:1 Mux


25th October, 2023

Carry Save Adder

→ prev carry doesn't matter

e.g.: $y = a + b + c$


c is not carry-in



s_1, s_2, s_3
? c_1, c_2, c_3

$$\begin{aligned} A &= 45 \rightarrow 101101 \\ B &= 25 \rightarrow 011001 \\ C &= 20 \rightarrow 010100 \end{aligned}$$

CSA




* carry won't propagate

	2^5	2^4	2^3	2^2	2^1	2^0
$A = 45$	$\rightarrow 1$	0	1	1	0	1
$B = 25$	$\rightarrow 0$	1	1	0	0	1
$C = 20$	$\rightarrow 0$	1	0	1	<u>0</u>	<u>0</u>

The diagram illustrates a ripple carry adder (RCA) for adding two binary numbers. The top row shows the sum bits: 0, 1, 0, 0, 0, 0, 0. The bottom row shows the carry bits from the previous stage: 0, 1, 1, 1, 0, 1, 0. A blue bracket groups the last six bits as the RCA result, and a brace groups all seven bits as the final result. The label $(n+1)$ is placed next to the brace. Below the adder, the final result is shown as 1 0 1 1 0 1 0, with labels S_6 , C_{out} , and S_0 . A note indicates that the half adder's Cin is always 0.

7 n-bit binary nos.



CSA increases width by 1

Carry Propagate Adder

e.g.: A = 17

b = 22

c = 20

d = 32

e = 44

f = 62

g = 09

7 6-bit nos.

N = 6

32 16 8 4 2 1

a 0 1 0 0 0 1

b 0 1 0 1 1 0

c 0 1 0 1 0 0

d 1 0 0 0 0 0

e 1 0 1 1 0 0

f 1 1 1 1 1 0

g 0 0 1 0 0 1

a 0 1 0 0 0 1

b 0 1 0 1 1 0

c 0 1 0 1 0 0

sum 0 0 1 0 0 1 S₁

carry 0 1 0 1 0 0 C₁

d 1 0 0 0 0 0

e 1 0 1 1 0 0

f 1 1 1 1 1 0

sum 0 1 1 0 0 1 0 S₂

carry 1 0 1 1 0 0 0 C₂

$$\begin{array}{r} S_3 \\ C_3 \\ \hline 46 \\ 160 \end{array}$$

$$\begin{array}{r} S_1 0 0 1 0 0 \\ C_1 0 1 0 1 0 \\ S_2 0 1 1 0 0 \\ \hline \end{array}$$

$$\begin{array}{r} \text{sum} 0 0 0 0 1 0 0 \\ \text{carry} 0 1 1 0 0 1 0 \\ \hline \end{array}$$

$$\begin{array}{r} S_3 0 0 0 0 1 0 0 \\ C_2 0 1 0 1 1 0 0 \\ g 0 0 0 0 1 0 0 \\ \hline \end{array}$$

$$\begin{array}{r} \text{sum} 0 0 1 0 1 0 0 \\ \text{carry} 0 0 0 0 1 0 0 \\ \hline \end{array}$$

$$\begin{array}{r} S_4 0 0 1 0 1 0 0 \\ C_4 0 0 0 0 1 0 0 \\ C_3 0 0 1 0 0 1 0 \\ \hline \end{array}$$

$$\begin{array}{r} (\overset{1}{S}x_1) + (\overset{1}{S}x_0) + (\overset{0}{S}x_1) + (\overset{0}{S}x_0) + (\overset{0}{S}x_1) \\ \text{sum} 0 0 0 0 1 0 0 \\ \text{carry} 0 0 1 0 1 0 0 \\ \hline \end{array}$$

128 64 32 16 8 4 2 1

* If CSA is adopted in generating products
its called Wallace Tree Multiplier.

$$a = 8$$

$$b = 15$$

q. Can CSA handle two's complement numbers?

26th October, 2023

Fixed Point Numbers

eg $\overbrace{10.24}^{(10)}$

integer fractional
(pre binary point) (post binary point bits)
(m) (f)

$$(1 \times 1^0) + (0 \times 1^0) + (2 \times 1^{-1}) + (2 \times 1^{-2})$$

eg $\overbrace{101.01}^{(2)}$

$$\begin{array}{rcl} m=3 & & n=2 \\ \xrightarrow{m-1} & 0 & -f \\ & & \end{array}$$

$[3 : -2]$

$$\begin{array}{rcl} & & [m-1 : -f] \\ (1 \times 2^2) + (0 \times 2^1) + (1 \times 2^0) + (0 \times 2^{-1}) + (1 \times 2^{-2}) & & \\ (5.25)_{10} & & \end{array}$$

q. (5). 625

$$\begin{array}{rcl} 101.101000 \\ \xrightarrow{0.5} \quad \frac{1}{2} \quad \frac{0}{2} \quad \frac{1}{2^3} \\ 0.125 \\ 0.625 \end{array}$$

$$m=5$$

$$f=8$$

$$00101.1010000$$

Floating Point

'increase range by using exponents'

$$\begin{array}{c} 101.101 \\ 5.625 \\ \hline 0.1101 \times 2^1 \end{array}$$

fixed

0.5625×10^1

floating

$$2^{-1} 2^{-2} 2^{-3} 2^{-4}$$



M

$$1 \cdot 01101 \times 2^2$$

$$0.101101 \times 2^3$$

$$101101.0 \times 2^{-3}$$

[3:-4] default
m=4 n=4 (8 bit)

0000.0000 to 1111.1111
0.0 to 15.9375


→ Normalization

1. Explicit
2. Implicit

} 2 techniques to represent no.

27th October, 2023

Case (i)



$$101.101 \Rightarrow (5.625)_{10}$$

explicit LHS (E) implicit RHS point

shift . to MSB 1 L or R

$$0.101101 \times 2^3 \quad 1.01101 \times 2^2$$

$$S = 0$$

$$E = 3$$

$$M = 101101$$

in terms of 10 bit

$$\begin{cases} S = 0 \\ 10 \text{ bits} \\ E = 0011 \\ M = 101101 \end{cases}$$


ignited

→ Biasing Chart - to find out if the exponent is -ve/+ve
2) comp. case of 4-bits

-8 -7 -6 -5 -4 -3 -2 -1 0 1 2 3 4 5 6 7

+8 +8 +8 +8 ...
| max value | = 8 0000

0 1 2 3 4 5 ... 15



eg: $(0.0101)_2$

0.101×2^{-1}

S E M

0 1111 10100

as comp. of 1 for decimals as right sides no significance

* Biasing \Rightarrow adding the max value

$(101.101)_2$

E $\boxed{0} \cdot 101101 \times 2^3$

$S = 0$ bias

$E = 3 + 8 \Rightarrow (11)_d$

$M = 10110 \times$

0	1011	10110
---	------	-------

I $1 \cdot 01101 \times 2^2$

$S = 0$

$E = 2 + 8 = (10)_d$

$M = 01101 \Rightarrow 1010$

0	1010	01101
---	------	-------

$$\textcircled{1} \quad (-1)^5 \times 0. M \times 2^{E-8}$$

to reconstruct
or constructing back to source

$$\textcircled{2} \quad (-1)^5 \times 1. M \times 2^{E-8}$$