

Name: Umesh Kailas Bagade.  
PRN: 21620008  
Subject: Microprocessor Lab  
Date: 7/1/2022

Page No.			
Date			

## BCD to 7 - Segment Decoder

Title: Experiment No 2.


Aim: To design and implement BCD to 7 Segment decoder

Objective: Design and implement BCD to 7-Segment Decoder use K-Map to simplify the equation and common cathode 7-segment display to perform experiment.

Platform: Proteus 8 professional Software.

Tools: AND gate, OR gate, NOT gate, LogicState, logicprobe, 7-Seg - com-cathode, 4511 (BCD to 7 segment decoder), Button, Logic Toggle.

Design:



Truth Table :

Decimal	B C D				Seven Segment						
	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	a	b	c	d	e	f	g
0	0	0	0	0	1	1	1	1	1	1	0
1	0	0	0	1	0	1	1	0	0	0	0
2	0	0	1	0	1	1	0	1	1	0	1
3	0	0	1	1	1	1	1	1	0	0	1
4	0	1	0	0	0	1	1	0	0	1	1
5	0	1	0	1	1	0	1	1	0	1	1
6	0	1	1	0	1	0	1	1	1	1	1
7	0	1	1	1	1	1	1	0	0	0	0
8	1	0	0	0	1	1	1	1	1	1	1
9	1	0	0	1	1	1	1	1	0	1	1

Calculations :

for a,

$$a = B_1 + B_3 + B_2 B_0 + \overline{B_2} \overline{B_0}$$

B <sub>3</sub> B <sub>2</sub>	B <sub>1</sub> B <sub>0</sub>	00	01	11	10	
00	1	0	1	1		$\overline{B_2} \overline{B_0}$
01	0	1	1	1		$B_2 B_0$
11	X	X	X	X		
10	1	1	X	X		
						$B_3$ $B_1$

B <sub>3</sub> B <sub>2</sub>	B <sub>1</sub> B <sub>0</sub>	00	01	11	10	
00	1	1	1	1		$\overline{B_2}$
01	1	0	1	0		$B_1 B_0$
11	X	X	X	X		
10	1	1	X	X		
						$\overline{B_1} \overline{B_0}$

for b,

$$b = \overline{B_2} + B_1 B_0 + \overline{B_1} \overline{B_0}$$



for c,

$$c = B_2 + \bar{B}_1 + B_0$$

$B_3 B_2 \backslash B_1 B_0$	00	01	11	10	
00	1	1	1	0	
01	1	1	1	1	
11	x	x	x	x	$\rightarrow B_2$
10	1	1	x	x	
	$\xrightarrow{B_1}$		$\xrightarrow{B_0}$		

$B_3 B_2 \backslash B_1 B_0$	00	01	11	10	
00	1	0	1	1	$\rightarrow \bar{B}_2 \bar{B}_0$
01	0	1	0	1	$\rightarrow B_1 \bar{B}_0$ for d,
11	x	x	x	x	$\rightarrow B_3$
10	1	1	x	x	
	$\xrightarrow{B_2 B_1}$				

$$d = \bar{B}_2 \bar{B}_0 + B_1 \bar{B}_0 + B_2 \bar{B}_1 B_0 + \bar{B}_2 B_1 + B_3$$

for e,

$$e = B_1 \bar{B}_0 + \bar{B}_2 \bar{B}_0$$

$B_3 B_2 \backslash B_1 B_0$	00	01	11	10	
00	1	0	0	1	$\rightarrow B_2 \bar{B}_0$
01	0	0	0	1	$\rightarrow B_1 \bar{B}_0$
11	x	x	x	x	
10	1	0	x	x	

for f,

$$f = B_2 \bar{B}_0 + B_3 + B_2 \bar{B}_1 + \bar{B}_1 \bar{B}_0$$

$B_3 B_2 \backslash B_1 B_0$	00	01	11	10	
00	1	0	0	0	$\rightarrow B_2 \bar{B}_0$
01	1	1	0	1	
11	x	x	x	x	
10	1	1	x	x	
	$\xrightarrow{B_2 \bar{B}_1}$		$\xrightarrow{B_3}$		
	$\xrightarrow{\bar{B}_1 \bar{B}_0}$				

for g,

$$g = \overline{B_2}B_1 + B_2\overline{B_1} + B_3 + B_1\overline{B_0}$$

$B_3B_2 \backslash B_1B_0$	00	01	11	10
00	0	0	1	1
01	1	1	0	1
11	X	X	X	X
10	1	1	X	X

Result:

$$i) a = B_3 + B_1 + B_2B_0 + \overline{B_2}\overline{B_0}$$

$$b = B_1B_0 + \overline{B_1}\overline{B_0} + \overline{B_2}$$

$$c = B_2 + \overline{B_1} + B_0$$

$$d = B_3 + \overline{B_2}\overline{B_0} + B_1\overline{B_0} + B_2\overline{B_1}B_0 + \overline{B_2}B_1$$

$$e = B_1\overline{B_0} + \overline{B_2}\overline{B_0}$$

$$f = B_3 + B_2\overline{B_0} + B_2\overline{B_1} + \overline{B_1}\overline{B_0}$$

$$g = B_3 + \overline{B_2}B_1 + B_2\overline{B_1} + B_1\overline{B_0}$$


ii) Truth table of BCD to 7 segment decoder is verified.

Conclusion:

We can design BCD to 7-Segment decoder using logic gates. The circuit's operation can be understood through the truth table itself but after making the circuit we get visual representation and more clear idea about it. Also this circuit can be used as a timer.

Implementation :

PRN - 21620008



BCD to 7 Segment Decoder