



CHIP SELECT 1

CSEL1.1 A25 A24 A23 A22 A21 A20 A19 A18 A17 GND A16 /CPUSPC NC /CSDRAM /CSVRAM /CSENET /CSROM /CSRAM /BLKSEL VCC RIKSFI = CPIISPC * /825 * /824 * /823 * /822 * /821 * 820 * /819 * /818 * /817 * /816 CSROM = CPUSPC * /R25 * /R24 * /R23 * /R22 * /R21 * /R20 * /R19 CSRAM = CPUSPC * /A25 * /A24 * /A23 * /A22 * /A21 * /A20 * A19 CSENET = CPUSPC * /A25 * /A24 * /A23 * /A22 * /A21 * A20 * /A19 * /A18 * /A17 * A16 CSVRAM = CPUSPC * /A25 * /A24 * /A23 * /A22 * A21


CHIP SELECT 2







DRAM INTERFACE


DSACK0 LOGIC





DSACK1 / MISC DECODE





MFMORY MAP BYTE DECODE

	BASE ADDRESS HEX	, ,	HEX
ROM	00000000-0007FFFF	524288	0008000
SRAM	00080000-000FFFFF	524288	0008000
SERPORT	00100000-001000FF	256	00000100
PARPORT	00100100-001001FF	256	00000100
FDC	00100200-001002FF	256	00000100
RTC	00100300-001003FF	256	00000100
SOUND	00100400-001004FF	256	00000100
KEYBD	00100500-001005FF	256	00000100
	00100600-001009FF		
VIDREG*	00100A00-00100AFF	256	00000100
IDE*	00100B00-00100BFF	256	00000100
	00100C00-0010FFFF		
ETHNET	00110000-0011FFFF	65536	00010000
	00120000-001FFFFF		
VIDRAM*	00200000-003FFFFF	2097152	0020000
	0040000-01FFFFF		
DRAM#	02000000-03FFFFFF	33554432	0200000
	04000000-FFFFFFF		
*16 bit	device / #32 bit device		
IDE is b	pase address for drive 0		
Drive 1	is base + 128		

```
GAI 16V8
BDECD.1
 A0 A1 SIZ0 SIZ1 RW NC NC NC NC GND
NC /UUD /UMD /LMD /LLD NC NC NC NC VCC
UUD = RW + /A0 * /A1
UMD = RW
   + A0 * /A1
   + /A1 * /SIZ0
    + /A1 * SIZ1
   + /A0 * A1
+ /A1 * /SIZ0 * /SIZ1
    + /A1 * SIZ0 * SIZ1
    + /A1 * A0 * /SIZ0
LLD = RW
   + A0 * A1
   + A0 * SIZ0 * SIZ1
   + /SIZ0 * /SIZ1
+ A1 * SIZ1
DESCRIPTION:
```

GAL 16V8 DRMGLU.1 /AS NC /DTACK NC /ADDW CLK NC /OE /STERM /DC NC /DB /DA NC /ENCAS /AREQ VCC AREQ = /AS * /CS * CLK + /AREQ * /CS * /CLK + /AREQ * /CS * /CLK DC = /AS * /CS * /DB * /CLK + /AS * /CS * /DC * CLK STERM = /AS * /CS * /DA * DB * /CLK * /ADDW + /AS * /CS * /DTACK * DB * /CLK * ADDW + /STERM * CLK DA.R = /AREQ * /CS * /DTACK * DB * /ADDW DB.R = /AREQ * /CS * /DTACK * /DA * DB * /ADDW + /AREQ * /CS * /DTACK * DB * ADDW DESCRIPTION: Bute select logic on 32 bit bus DP8422V DRAM Controller Interface logic MC68030 User's manual section 12-13 National Application Note AN-537 "Interfacing the DP8420A/21A/22A to the 68030 Microprocessor Figure 12-7 Page 3

converted from National PLAN format removed EXST from equations (External STERM)

GAI 16V8 COPRO.1 CLK AS FC2 FC1 FC0 A19 A18 A17 A16 GND A15 /CS /CLKD A14 A13 NC NC NC CPU VCC CS = FC2 * FC1 * FC0 * /A19 * /A18 * A17 * /A16 * /A15 * /A14 * A13 * /CLK + FC2 * FC1 * FC0 * /A19 * /A18 * A17 * /A16 * /A15 * /A14 * A13 * /AS + FC2 * FC1 * FCA * /A19 * /A18 * A17 * /A16 * /A15 * /A14 * A13 * /CLKD CLKD = CLK; PDF - added for peripheral chipselect1 logic CPU = FC2 * FC1 * FC0 DESCRIPTION: MC68882 chip select logic MC68030 User's manual section 12-8 Figure 12-4

COPROCESSOR DECODE

NOTES:

8422V PROGRAMMING

TI DP8422V Datasheet Ref. Page 9 section 3.2.2

Chip select access programming. Reset causes /DISRFSH to assert and FF to assert /ML. The first write of CPU on boot MUST provide 8422 programming data with program word on address bus, asserting /CS DRAM Upon write completion FF will negate /ML and write cycle terminates via normal /STERM. 8422 will be ready for normal operation.



GRYPHON mc68030 retrocomputer

Glue Logic Sheet 2 of 4 Paul D. Fincato 2012-2014 | 22 August 2014 Welcome back to the nineties!

В

