# CHAPTER 4 SEQUENTIAL LOGIC


#### **INTRODUCTION**

**Combinational Circuits:** A circuit whose output, at any instant of time are dependent upon the input present at that time.

i.e. Half Adder, Full Adder

**Sequential Circuits:** A circuit whose output depends not only on the present inputs but also on the past history of inputs.

i.e. Flipflop



- The memory element is devices capable of storing binary information within them.
- The input is provided by external input.
- These inputs, together with the present state of the memory elements, determine the binary value at the Output terminal as well as the condition for changing the state in the memory elements.

# **Types of Sequential Circuits:**


- **Asynchronous Sequential Circuit:** is a system whose behavior depends upon the order in which its input signals change and can be affected at any instant of time.
- **Synchronous Sequential Circuit:** is a system whose behavior can be defined from the knowledge of its signals at discrete instant of time.
- Clocked Sequential Circuit: Synchronous Sequential Circuits that use clock pulses in the inputs of memory elements are called Clocked Sequential Circuit.

# **FlipFlops:**


- The memory elements used in sequential circuits are called as FlipFlops.
- These circuits are binary cells capable of storing one bit of information.
- A FlipFlop has two outputs, one for the normal value and one for the complement value of the bit stored in it.

- FlipFlop circuit can be constructed from two NAND gates or two NOR gates.
- The cross-coupled connection from the output of one gate to the input of the other gate constitutes a feedback path.
- Each FlipFlop has two outputs, Q and Q', and two inputs SET and RESET.
- This type of FlipFlop is called DIRECT COUPLED RS FLIPFLOPS or SR LATCH.


# S-R FLIP FLOP



S	R	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	x
1	1	1	x




S	R	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	Х
0	0	1	X
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




SR latch with control input

CLK	S	R	Q	Q'
0	Х	X	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	1	0
1	1	1	x	x

# D FLIP-FLOP




# JK FLIP-FLOP




J	К	Q <sub>n</sub>	Q <sub>n+1</sub>
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0


# T FLIP FLOP




Characteristic Table				
Q(t)	Т	Q(t+1)		
0	0	0		
0	1	1		
1	0	1		
1	1	0		

#### TRIGGERING OF FLIP FLOPS





## **Graphic Symbols**



#### Flip – Flop Characteristic Tables

#### Flip-Flop Characteristic Tables

JK Flip-Flop				
J K	Q(t+1)			
0 0	Q(t)	No change		
0 1	0	Reset		
1 0	1	Set		
1 1	Q'(t)	Complement		

		RS Flip	-Flop
S	R	Q(t+1)	
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	l	?	Unpredictable

	D Flip-Flop	
D	Q(t + 1)	
0	0	Reset
1	1	Set

T Flip-Flop				
T	Q(t+1)			
0	Q(t)	No change		
1	Q'(t)	Complement		

#### **Flip Flop Excitation Tables**

#### Flip-Flop Excitation Tables

O(t)	O(t+1)	s	R	Q(t)	Q(t+1)		κ
0	0	0	X	0	0	0	X
0	1	1	0	0	1	1	X
1	0	0	1	1	0	$\boldsymbol{X}$	1
1	1	X	0	1	1	$\boldsymbol{X}$	0

(a) *RS* 

(b) *JK* 


Q(t)	Q(t + 1)	D
0	0	0
0	1	1
1	0	0
1	1	1

(c) D

O(t)	Q(t+1)	7
0	0	0
0	1	1
1	0	1
1	1	0

(b) T

#### **Analysis of Clocked Sequential Circuit**



$$A(t + 1) = Ax + Bx$$

$$B(t + 1) = A'x$$

$$y = (A + B)x'$$

#### **State - Table**

#### State Table for the Circuit


Present State		Input	Next State		Output	
A	В	x	Α	В	У	
0	0	0	0	0	0	
0	0	1	0	1	0	
0	1	0	0	0	1	
0	1	1	1	1	0	
1	0	0	0	0	1	
l	0	1	]	0	0	
1	1	O	0	0	1	
1	1	1	1	0	0	

#### State - Table


#### Second Form of the State Table

	Next	Next State		Output		
Present State	x = 0	x = 1	x = 0	x = 1		
AB	AB	AB	у	у		
00	00	01	0	0		
01	00	11	1	0		
10	00	10	1	0		
11	00	10	1	0		

#### **State Diagram**



# **Sequential Circuit With J-K Flip-Flop**





#### **Sequential Circuit With J-K Flip-Flop**

#### State Table for Sequential Circuit with JK flip-Flops

Present state		Input	Next Input state		FI	Flip-flop inputs		
Α	В	X	A	В	JA	KA	JB	КВ
0	0	0	0	1	0	0	1	0
0	0	1	0	0	0	0	0	1
0	1	0	1	1	1	1	1	0
0	1	1	1	0	1	0	0	1
1	0	0	1	1	0	0	1	1
1	0	1	1	0	0	0	0	0
1	1	0	0	0	1	1	1	1
1	1	1	1	1	1	0	O	0

## **Sequential Circuit With J-K Flip-Flop**





#### State Table


	Next	Next State		Output		
Present State	x = 0	x = 1	x = 0	x = 1		
а	a	b	0	0		
Ь	c	d	0	0		
c	a	$d_{\perp}$	0	0		
d	e	£'	0	1		
e	а	f	0	1		
f	8.	f	0	1		
8	a	f	0	1		

#### Reducing the State Table

	Next	State	Output		
Present State	x = 0	x == 1	x = 0	$\chi = 1$	
a	а	b	0	0	
b	c	d	0	0	
c	а	d	0	0	
d	e	<b>f</b> d	0	1	
e	а	fd	. 0	1	
1	ģе	f	0	1	
ģ	a	f	0	1	

#### **Reduced State Table**

	Next state		Output		
Present State	x = 0	x = 1	x = 0	x = 1	
a	а	b	0	0	
b	c	d	0	0	
c	a	d	0	0	
d	e	d	0	1	
e	а	d	0	1	



# Three Possible Binary State Assignments

State	Assignment 1	Assignment 2	Assignment 3
a	001	000	000
b	010	010	100
C	011	011	010
d	100	101	101
e	101	111	011


# Reduced State Table with Binary Assignment 1

	Next State		Output		
Present state	x = 0	x = 1	x = 0	x = 1	
001	001	010	0	0	
010	011	100	0	0	
011	001	100	0	0	
100	101	100	0	1	
101	001	100	0	1	

#### **Design Procedure**

- 1. The word description of the circuit behavior is stated. This may be accompanied by a state diagram, a timing diagram, or other pertinent information.
- 2. From the given information about the circuit, obtain the state table.
- The number of states may be reduced by state-reduction methods if the sequential circuit can be characterized by input-output relationships independent of the number of states.
- Assign binary values to each state if the state table obtained in step 2 or 3 contains letter symbols.
- 5. Determine the number of flip-flops needed and assign a letter symbol to each.
- **6.** Choose the type of flip-flop to be used.
- 7. From the state table, derive the circuit excitation and output tables.
- Using the map or any other simplification method, derive the circuit output functions and the flip-flop input functions.
- 9. Draw the logic diagram.

# Circuit Design Using "JK" Flip Flop




## **Circuit Design Using JK Flip Flop**

#### **Excitation Table**


Inputs of Combinational Circuit  Present State Input				Outputs of Combinational Circuit				
		Input	Next State			Flip-Flop Inputs		
Α	В	X	Α	В	JA	KA	JB	КВ
0	0	0	0	0	0	X	0	X
0	0	1	0	1	0	X	1	X
0	1	0	1	0	1	X	X	1
0	1	1	0	1	0	X	X	0
1	0	0	1	0	X	0	0	X
1	0	1	1	1	X	0	I	X
1	1	0	1	1	X	0	X	0
ŀ	1	1	0	0	X	1	X	ı

#### **Circuit Design Using JK Flip Flop**



1	X	X
1	X	X

$$JB = x$$




$$KA = Bx$$

X	Χ		
X	<u>X</u> _	1	

$$KB = (A \oplus x)'$$

# **Circuit Design Using JK Flip Flop**




#### **Circuit Design Using D Flip Flop**

$$DA(A, B, x) = \Sigma (2, 4, 5, 6)$$
  
 $DB(A, B, x) = \Sigma (1, 3, 5, 6)$   
 $y(A, B, x) = \Sigma (1, 5)$ 

#### State Table for Design with D Flip-Flops


Present State		Next Input State			Output
Α	В	<u> </u>	Α	В	У
0	0	0	0	0	0
0	o	1	O	1	1
0	1	0	1	0	o
0	1	1	O	1	0
1	O	O	1	0	0
1	O	1	1	1	1
1	1	O	1	1	0
1	1	1	0	O	0

#### **Circuit Design Using D Flip Flop**



y = B'x

# **Circuit Design Using D Flip Flop**




#### **Design With Unused States Using SR Flip Flop**

#### State Table with Unused States

Present State		nt	Input	Next State		Flip-Flop Inputs						Output	
A	В	С	x	А	В	С	SA	RA	SB	RB	SC	RC	
0	0	1	0	0	0	1	0	X	0	X	X	0	0
0	0	1	1	0	1	0	0	X	1	0	0	1	0
0	ì	0	0	0	1	1	0	X	X	0	1	0	0
0	1	0	1	1	0	0	1	0	0	1	0	X	0
0	1	1	0	0	0	1	0	X	0	1	X	0	0
0	1	1	1	1	0	0	1	0	0	1	0	1	0
1	0	0	0	1	0	1	X	0	0	X	1	0	0
1	0	0	1	1	0	0	X	0	0	X	0	X	1
ı	0	1	0	0	0	1	0	1	0	X	X	0	0
1	0	l	1	1	0	0	X	0	0	X	0	1	1


#### **Design With Unused States Using SR Flip Flop**




X	Х		
X	X	X	$\mathcal{X}$
	į 1		

y = Ax

## **Design With Unused States Using SR Flip Flop**





#### Excitation Table for 3-Bit Counter

Pres	ent s	State		xt St		Flip-Flop Inputs			
$A_2$	A;	Αυ	A,		$A_0$	TA <sub>2</sub>	TA	TA <sub>0</sub>	
0	0	0	0	0	1	0	0	1	
0	0	1	O	1	0	0	I	1	
()	1	0	0	1	1	0	0	1	
0	1	1	1	0	0	1	1	1	
1	()	0	1	0	1	O	0	1	
l	0	1	Į.	I	0	0	İ	Ē	
1	ŀ	0	1	Ē	ŧ	0	Œ	1	
1	1	1	0	0	0	1	1	1	

