Unit 2 Basic Compute Organization and Design

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic


5-1 Instruction Codes

- The Internal organization of a digital system is defined by the sequence of microoperations it performs on data stored in its registers
- The user of a computer can control the process by a program
- A program is a set of instructions that specify the operations, operands, and the processing sequence

- A computer instruction is a binary code that specifies a sequence of micro-operations for the computer. Each computer has its unique instruction set
- Instruction codes and data are stored in memory
- The computer reads each instruction from memory and places it in a control register
- The control unit interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of micro-operations

- An Instruction code is a group of bits
 that instructs the computer to perform a
 specific operation (sequence of
 microoperations). It is divided into parts
 (basic part is the operation part)
- The operation code of an instruction is a group of bits that defines certain operations such as add, subtract, shift, and complement.

- The number of bits required for the operation code depends on the total number of operations available in the computer
- 2ⁿ (or little less) distinct operations → n bit operation code




- An operation must be performed on some data stored in <u>processor registers</u> or <u>in</u> <u>memory</u>
- An instruction code must therefore specify not only the operation, but also the location of the operands (in registers or in the memory), and where the result will be stored (registers/memory)

- Memory words can be specified in instruction codes by their address
- Processor registers can be specified by assigning to the instruction another binary code of k bits that specifies one of 2^k registers
- Each computer has its own particular instruction code format
- Instruction code formats are conceived by computer designers who specify the architecture of the computer

5-1 Instruction Codes cont. Stored Program Organization

- An instruction code is usually divided into operation code, operand address, addressing mode, etc.
- The simplest way to organize a computer is to have one processor register (accumulator AC) and an instruction code format with two parts (op code, address)


5-1 Instruction Codes Stored Program Organization cont.



5-1 Instruction Codes Indirect Address

- There are three Addressing Modes used for address portion of the instruction code:
 - Immediate: the operand is given in the address portion (constant)
 - Direct: the address points to the operand stored in the memory
 - Indirect: the address points to the pointer (another address) stored in the memory that references the operand in memory
- One bit of the instruction code can be used to distinguish between direct & indirect addresses

5-1 Instruction Codes Indirect Address cont.



5-1 Instruction Codes Indirect Address cont.

- Effective address: the address of the operand in a computation-type instruction or the target address in a branch-type instruction
- The pointer can be placed in a processor register instead of memory as done in commercial computers

- Instruction Codes
- **Computer Registers**
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

5-2 Computer Registers


- Computer instructions are normally stored in consecutive memory locations and executed sequentially one at a time
- The control reads an instruction from a specific address in memory and executes it, and so on
- This type of sequencing needs a counter to calculate the address of the next instruction after execution of the current instruction is completed

5-2 Computer Registers cont.

- It is also necessary to provide a register in the control unit for storing the instruction code after it is read from memory
- The computer needs processor registers for manipulating data and a register for holding a memory address


In order to cover the basic concepts behind designing a computer, a model (an imaginary system) will be presented to you throughout this chapter. This model will be called the "Basic Computer"

Registers in the Basic Computer



List of Basic Computer Registers

DR	16	Data Register	Holds memory operand
AR	12	Address Register	Holds address for memory
AC	16	Accumulator	Processorregister
IR	16	Instruction Register	Holds instruction code
PC	12	Program Counter	Holds address of instruction
TR	16	Temporary Register	Holds temporary data
INPR	8	Input Register	Holds input character
OUTR	8	Output Register	Holds output character



Computer Registers Common Bus System

5-2 Computer Registers Common Bus System cont.

- S₂S₁S₀: Selects the register/memory that would use the bus
- LD (load): When enabled, the particular register receives the data from the bus during the next clock pulse transition
- E (extended AC bit): flip-flop holds the carry
- DR, AC, IR, and TR: have 16 bits each
- AR and PC: have 12 bits each since they hold a memory address

5-2 Computer Registers Common Bus System cont.

- When the contents of AR or PC are applied to the 16-bit common bus, the four most significant bits are set to
 Zeros
- When AR or PC random information from the bus, only the 12 least significant bits are transferred into the register
- INPR and OUTR: communicate with the eight least significant bits in the bus

5-2 Computer Registers Common Bus System cont.

- INPR: Receives a character from the input device (keyboard,...etc) which is then transferred to AC
- OUTR: Receives a character from AC and delivers it to an output device (say a Monitor)
- Five registers have three control inputs: LD (load), INR (increment), and CLR (clear)
- Register ≡ binary counter with parallel load and synchronous clear

5-2 Computer Registers Memory Address

- The input data and output data of the memory are connected to the common bus
- But the memory address is connected to AR
- Therefore, AR must always be used to specify a memory address
- By using a single register for the address, we eliminate the need for an address bus that would have been needed otherwise

5-2 Computer Registers Memory Address cont.

Register → Memory: Write operation

- Note that the content of any register can be applied onto the bus and an operation can be performed in the adder and logic circuit during the same clock cycle

5-2 Computer Registers Memory Address cont.

- The transition at the end of the cycle transfers the content of the bus into the destination register, and the output of the adder and logic circuit into the AC
- For example, the two microoperations
 DR←AC and AC←DR (Exchange)
 can be executed at the same time
- This is done by:

5-2 Computer Registers Memory Address cont.

- √ 1- place the contents of AC on the bus $(S_2S_1S_0=100)$
- √ 2- enabling the LD (load) input of DR
- ✓ 3- Transferring the contents of the DR through the adder and logic circuit into AC
- √ 4- enabling the LD (load) input of AC
- All during the same clock cycle
- The two transfers occur upon the arrival of the clock pulse transition at the end of the ²⁹⁻⁰⁹⁻¹⁰²³ck cycle

- Instruction Codes
- Computer Registers
- **Computer Instructions**
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

5-3 Computer Instructions

Basic Computer Instruction code format

Memory-Reference Instructions (OP-code = 000 ~ 110)

$$(OP-code = 000 \sim 110)$$

Register-Reference Instructions (OP-code = 111, I = 0)

$$(OP-code = 111, I = 0)$$

Input-Output Instructions

$$(OP-code = 111, I = 1)$$



BASIC COMPUTER INSTRUCTIONS

	Hex Code		
Symbol	<i>I</i> = 0	<i>I</i> = 1	Description
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	79	00	Clear AC
CLE	7800 7400		Clear E
CMA	7200		Complement AC
CME	7100		Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	7010		Skip next instr. if AC is positive
SNA	7008		Skip next instr. if AC is negative
SZA	7004		Skip next instr. if AC is zero
SZE	7002		Skip next instr. if E is zero
HLT	7001		Halt computer
INP	FR	00	Input character to AC
OUT	F800 F400		Output character from AC
SKI	F200		Skip on input flag
SKO	F100		Skip on output flag
ION	F080		Interrupt on
IOF	_	40	Interrupt off

5-3 Computer Instructions Instruction Set Completeness

- The set of instructions are said to be complete if the computer includes a sufficient number of instructions in each of the following categories:
 - Arithmetic, logical, and shift instructions
 - Instructions for <u>moving information</u> to and from <u>memory</u> and <u>processor registers</u>
 - Program control instructions together with instructions that check status conditions
 - Input & output instructions

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

5-4 Timing & Control

 The timing for all registers in the basic computer i master clock

generator

The clock
 flops and including the control unit

the system, gisters in the

• The clock particular and manage the state of a register <u>unless the register is</u> <u>enabled by a control signal</u> (i.e., Load)

5-4 Timing & Control cont.


- The control signals are generated in the control unit and provide control inputs for the multiplexers in the common bus, control inputs in processor registers, and microoperations for the accumulator
- There are two major types of control organization:
 - Hardwired control
- Microprogrammed control

34

5-4 Timing & Control cont.

- In the <u>hardwired organization</u>, the <u>control</u> logic is implemented with <u>gates</u>, <u>flip-flops</u>, <u>decoders</u>, and other <u>digital</u> circuits.
- In the <u>microprogrammed organization</u>, the control information is **stored** in a **control memory** (if the design is modified, the microprogram in control memory has to be updated)

The Control Unit for the basic computer




Hardwired Control Organization

- Generated by 4-bit sequence counter and 4x16 decoder
- The SC can be incremented or cleared.
- Example: $T_0, T_1, T_2, T_3, T_4, T_0, T_1, ...$

Assume: At time T₄, SC is cleared to 0 if decoder output D3 is active.






5-4 Timing & Control cont.

- A memory read or write cycle will be initiated with the rising edge of a timing signal
- Assume: memory cycle time < clock cycle time!
- So, a memory read or write cycle initiated by a timing signal will be completed by the time the next clock goes through its positive edge
- The clock transition will then be used to load the memory word into a register
- The memory cycle time is usually longer than the processor clock cycle → wait cycles

5-4 Timing & Control cont.

• T_0 : AR \leftarrow PC

- Transfers the content of PC into AR if timing signal T₀ is active
- T₀ is active during an entire clock cycle interval
- During this time, the content of PC is placed onto the bus (with S₂S₁S₀=010) and the LD (load) input of AR is enabled
- The actual transfer does not occur until the end of the clock cycle when the clock goes through a positive transition
- This same positive clock transition increments the sequence counter SC from 0000 to 0001
- The next clock cycle has T₁ active and T₀ inactive



Computer Registers Common Bus System

29-09-2023 40


- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- **❖** Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

5-5 Instruction Cycle

- A program is a sequence of instructions stored in memory
- The program is executed in the computer by going through a cycle for each instruction (in most cases)
- Each instruction in turn is <u>subdivided</u> into a <u>sequence of sub-cycles</u> or <u>phases</u>

5-5 Instruction Cycle cont.

- Instruction Cycle Phases:
 - 1- Fetch an instruction from memory
 - 2- Decode the instruction
 - 3- Read the effective address from memory if the instruction has an indirect address
 - 4- Execute the instruction
- This cycle repeats indefinitely unless a HALT instruction is encountered



5-5 Instruction Cycle Fetch and Decode

- Initially, the Program Counter (PC) is loaded with the address of the first instruction in the program
- The sequence counter SC is cleared to 0, providing a decoded timing signal T₀
- After each clock pulse, SC is incremented by one, so that the timing signals go through a sequence T_0 , T_1 , T_2 , and so on

5-5 Instruction Cycle Fetch and Decode cont.

– T₀: AR←PC (this is essential!!)

The address of the instruction is moved to AR.

 $-T_1$: IR \leftarrow M[AR], PC \leftarrow PC+1

The instruction is fetched from the memory to IR, and the PC is incremented.

- T₂: D₀,..., D₇←Decode IR(12-14), AR←IR(0-11), I←IR(15)


Basic Computer Instruction cycle: [Fetch Decode [Indirect] Execute]*

Fetch and Decode

```
T0: AR ← PC (S0S1S2=010, T0=1)


T1: IR ← M [AR], PC ← PC + 1 (S0S1S2=111, T1=1)

T2: D0,..., D7 ← Decode IR(12-14), AR ← IR(0-11), I ← IR(15)
```



29-09-2023 47

DETERMINE THE TYPE OF INSTRUCTION



D'7IT3: $AR \leftarrow M[AR]$

Nothing D'7l'T3:

Execute a register-reference instr. **D7l'T**3:

Execute an input-output instr. D7IT3:

REGISTER REFERENCE INSTRUCTIONS

Register Reference Instructions are identified when

- $D_7 = 1$, I = 0
- Register Ref. Instr. is specified in $B_0 \sim B_{11}$ of IR
- Execution starts with timing signal T₃

 $r = D_7 I' T_3 => Register Reference Instruction B_i = IR(i), i=0,1,2,...,11, the ith bit of IR.$

	r:	$SC \leftarrow 0$
CLA	rB ₁₁ :	$AC \leftarrow 0$
CLE	rB ₁₀ :	E ← 0
CMA	rB ₉ :	AC ← AC'
CME	rB ₈ :	E ← E '
CIR	rB ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)$
CIL	rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E, E \leftarrow AC(15)$
INC	rB ₅ :	AC ← AC + 1
SPA	rB₄:	if (AC(15) = 0) then (PC ← PC+1)
SNA	rB ₃ :	if (AC(15) = 1) then (PC ← PC+1)
SZA	rB ₂ :	if (AC = 0) then (PC ← PC+1)
SZE	rB₁:	if (E = 0) then (PC ← PC+1)
HLT	rB_0 :	$S \leftarrow 0$ (S is a start-stop flip-flop)

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- **Memory Reference Instructions**
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

5.6 MEMORY REFERENCE INSTRUCTIONS

Symbol	Operation Decoder	Symbolic Description
AND	D_0	$AC \leftarrow AC \land M[AR]$
ADD	D_1	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	AC ← M[AR]
STA	D_3	M[AR] ← AC
BUN	D_4	PC ← AR
BSA	$D_{5}^{^{T}}$	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_6^{G}	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$

- The effective address of the instruction is in AR and was placed there during timing signal T_2 when I = 0, or during timing signal T_3 when I = 1
- Memory cycle is assumed to be short enough to be completed in a CPU cycle
- The execution of MR Instruction starts with T₄

AND to AC

 D_0T_4 : DR \leftarrow M[AR] Read operand

 D_0T_5 : AC \leftarrow AC \land DR, SC \leftarrow 0 AND with AC

ADD to AC

 D_1T_4 : DR \leftarrow M[AR] Read operand

 D_1T_5 : AC \leftarrow AC + DR, E \leftarrow C_{out}, SC \leftarrow 0 Add to AC and store carry in E

51

MEMORY REFERENCE INSTRUCTIONS cont.

LDA: Load to AC

 D_2T_4 : DR \leftarrow M[AR]

 D_2T_5 : AC \leftarrow DR, SC \leftarrow 0

STA: Store AC

 D_3T_4 : M[AR] \leftarrow AC, SC \leftarrow 0

BUN: Branch Unconditionally

 D_4T_4 : PC \leftarrow AR, SC \leftarrow 0

BSA: Branch and Save Return Address


 $M[AR] \leftarrow PC, PC \leftarrow AR + 1$

Memory, PC, AR at time T4

Memory

20 0 BSA 135 Return address: PC = 21 AR = 135 136 Subroutine 1 BUN 135

Memory, PC after execution



Memory Reference Instructions cont.

BSA: executed in a sequence of two micro-operations:

 D_5T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1


 D_5T_5 : PC \leftarrow AR, SC \leftarrow 0

ISZ: Increment and Skip-if-Zero

 D_6T_4 : $DR \leftarrow M[AR]$

 D_6T_5 : DR \leftarrow DR + 1

 D_6T6 : M[AR] \leftarrow DR, if (DR = 0) then (PC \leftarrow PC + 1), SC \leftarrow 0




- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- **❖** Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- Design of Accumulator Logic

5-7 Input-Output and Interrupt

- Instructions and data stored in memory must come from some input device
- Computational results must be transmitted to the user through some output device
- For the system to communicate with an input device, serial information is shifted into the input register INPR
- To output information, it is stored in the output register OUTR

5-7 Input-Output and Interrupt^{cont.}



29-09-2023 57

5-7 Input-Output and Interruptcont.

- INPR and OUTR communicate with a communication interface serially and with the AC in parallel. <u>They hold an 8-bit</u> <u>alphanumeric information</u>
- I/O devices are slower than a computer system → we need to synchronize the timing rate difference between the input/output device and the computer.
- FGI: <u>1-bit input flag (Flip-Flop) aimed to</u> control the input operation

5-7 Input-Output and Interrupt cont.

- FGI is set to 1 when a new information is available in the input device and is cleared to 0 when the information is accepted by the computer
- FGO: 1-bit output flag used as a control flip-flop to control the output operation
- If FGO is set to 1, then this means that the computer can send out the information from AC. If it is 0, then the output device is busy and the computer has to wait!

5-7 Input-Output^{cont.}

The process of input information transfer:

- Initially, FGI is cleared to 0
- An 8-bit alphanumeric code is shifted into INPR (Keyboard key strike) and the input flag FGI is set to 1
- As long as the flag is set, the information in INPR cannot be changed by another data entry
- The computer checks the flag bit; if it is 1, the information from INPR is transferred in parallel into AC and FGI is cleared to 0
- Once the flag is cleared, new information can be shifted into INPR by the input device (striking another key)

5-7 Input-Output^{cont.}

The process of outputting information:

- Initially, the output flag FGO is set to 1
- The computer checks the flag bit; if it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleared to 0
- The output accepts the coded information (prints the corresponding character)
- When the operation is completed, the output device sets FGO back to 1
- The computer does not load a new data information into OUTR when FGO is 0 because this condition indicates that the output device is busy to receive apother information at the moment!!

Input-Output Instructions

- Needed for:
 - Transferring information to and from AC register
 - Checking the flag bits
 - Controlling the interrupt facility
- The control unit recognize it when D₇=1 and I = 1
- The remaining bits of the instruction specify the particular operation
- Executed with the clock transition associated with timing signal T₃
- Input-Output instructions are summarized next

Input-Output Instructions

$$D_7IT_3 = p$$

IR(i) = B_i, i = 6, ..., 11

```
INP
                                                               Input char. to AC
         pB_{11}: AC(0-7) \leftarrow INPR, FGI \leftarrow 0
         pB_{10}: OUTR \leftarrow AC(0-7), FGO \leftarrow 0
                                                               Output char. from AC
OUT
         pB<sub>9</sub>: if(FGI = 1) then (PC \leftarrow PC + 1)
                                                               Skip on input flag
SKI
        pB<sub>8</sub>: if(FGO = 1) then (PC \leftarrow PC + 1)
SKO
                                                               Skip on output flag
                                                               Interrupt enable on
         pB_7: IEN \leftarrow 1
ION
                                                               Interrupt enable off
IOF
         pB_6: IEN \leftarrow 0
```

Program Interrupt

- The process of communication just described is referred to as <u>Programmed</u> <u>Control Transfer</u>
- The computer keeps checking the flag bit, and when it finds it set, it initiates an information transform (this is sometimes called <u>Polling</u>)
- This type of transfer is in-efficient due to the difference of information flow rate between the computer and the I/O device

- The computer is <u>wasting time</u> while checking the flag instead of doing some other <u>useful processing task</u>
- An alternative to the programmed controlled procedure is to let the external device inform the computer when it is ready for the transfer
- This type of transfer uses the interrupt facility

 While the computer is running a program, it does not check the flags

Instead:

- When a flag is set, the computer is immediately interrupted from proceeding with the current program
- The computer stops what it is doing to take care of the input or output transfer
- Then, it returns to the current program to continue what it was doing before the interrupt

 The interrupt facility can be enabled or disabled via a flip-flop called IEN


 The interrupt enable <u>flip-flop IEN</u> can be set and cleared with <u>two instructions (IOF, ION):</u>

- IOF: IEN ← 0 (the computer cannot be interrupted)
- ION: IEN ← 1 (the computer can be interrupted)

- Another flip-flop (called the interrupt flipflop R) is used in the computer's interrupt facility to <u>decide when to go through the</u> <u>interrupt cycle</u>
- FGI and FGO are different here compared to the way they acted in an earlier discussion!!
- So, the computer is either in an Instruction Cycle or in an Interrupt

- The <u>interrupt cycle is</u> a <u>hardware</u> <u>implementation</u> of a <u>branch and save return</u> <u>address operation (BSA)</u>
- The <u>return address</u> available in **PC** is stored in a specific location where it can be found later when the program returns to the instruction at which it was interrupted
- This location may be a processor register, a memory stack, or a specific memory location

- For our computer, we choose the memory location at address 0 as a place for storing the return address
- Control then inserts address 1 into PC: this
 means that the first instruction of the interrupt
 service routine should be stored in memory at
 address 1, or, the programmer must store a
 branch instruction that sends the control to an
 interrupt service routine!!




Flowchart for interrupt cycle

- IEN, R ← 0: no more interruptions can occur until the interrupt request from the flag has been serviced
- The service routine must end with an instruction that re-enables the interrupt (IEN ← 1) and an instruction to return to the instruction at which the interrupt occurred
- The instruction that returns the control to the original program is "indirect BUN 0" Branch Unconditionally

Program Interruptcont.

 Example: the computer is interrupted during execution of the instruction at address 255




Interrupt Cycle

The fetch and decode phases of the instruction cycle must be:

(Replace T0, T1, T2 \rightarrow R'T0, R'T1, R'T2 (fetch and decode phases occur at the instruction cycle when R = 0)

Interrupt Cycle:

- $-RT_0: AR \leftarrow 0, TR \leftarrow PC$
- $-RT_1$: M[AR] ← TR, PC ← 0
- $-RT_2$: PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0



Register transfers for the Interrupt Cycle

29-09-2023 75

Interrupt cont.

Further Questions:

- How can the CPU recognize the device requesting an interrupt?
- Since different devices are likely to require different interrupt service routines, how can the CPU obtain the starting address of the appropriate routine in each case?
- Should any device be allowed to interrupt the CPU while another interrupt is being serviced?
- How can the situation be handled when two or more interrupt requests occur simultaneously?

- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- **Complete Computer Description**
- Design of Basic Computer
- Design of Accumulator Logic

5-8 Complete Computer Description




Fig 5-15

5-8 Complete Computer Description Cont.

Fetch AR ← PC **R'T0:** R'T1: $IR \leftarrow M[AR], PC \leftarrow PC + 1$ R'T2: D0, ..., D7 \leftarrow Decode IR(12 ~ 14), AR \leftarrow IR(0 ~ 11), I \leftarrow IR(15) Decode Indirect **D7'IT3:** $AR \leftarrow M[AR]$ **Interrupt:** R ← 1 T0'T1'T2'(IEN)(FGI + FGO): $AR \leftarrow 0.TR \leftarrow PC$ **RT1:** $M[AR] \leftarrow TR, PC \leftarrow 0$ **RT2**: $PC \leftarrow PC + 1$, $IEN \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$ **Memory-Reference:** DR ← M[AR] AND D0T4: $AC \leftarrow AC \cdot DR, SC \leftarrow 0$ D0T5: D1T4: ADD $DR \leftarrow M[AR]$ $AC \leftarrow AC + DR, E \leftarrow Cout, SC \leftarrow 0$ D1T5: D2T4: DR ← M[AR] LDA $AC \leftarrow DR, SC \leftarrow 0$ D2T5: STA D3T4: $M[AR] \leftarrow AC, SC \leftarrow 0$ **BUN** $PC \leftarrow AR, SC \leftarrow 0$ D4T4: **BSA** D5T4: $M[AR] \leftarrow PC, AR \leftarrow AR + 1$

 $PC \leftarrow AR, SC \leftarrow 0$

 $M[AR] \leftarrow DR$, if (DR=0) then $(PC \leftarrow PC + 1)$, $SC \leftarrow 0$

DR ← M[AR]

 $DR \leftarrow DR + 1$

D5T5:

D6T4:

D6T5:

D6T6:

29-09-2023

ISZ

5-8 Complete Computer Description Cont.

```
Register-Reference:
                            D7I'T3 = r
                                             (Common to all register-reference instructions)
                            IR(i) = Bi
                                             (i = 0,1,2,...,11)
                                             SC \leftarrow 0
                                 r:
                            rB11:
         CLA
                                             AC \leftarrow 0
         CLE
                            rB10:
                                             E \leftarrow 0
         CMA
                             rB9:
                                             AC ← AC'
         CME
                             rB8:
                                             E \leftarrow E'
         CIR
                             rB7:
                                             AC \leftarrow shr AC, AC(15) \leftarrow E, E \leftarrow AC(0)
                                             AC \leftarrow shlAC, AC(0) \leftarrow E, E \leftarrow AC(15)
         CIL
                             rB6:
         INC
                                             AC \leftarrow AC + 1
                             rB5:
         SPA
                             rB4:
                                             If(AC(15) =0) then (PC \leftarrow PC + 1)
         SNA
                             rB3:
                                             If (AC(15) = 1) then (PC \leftarrow PC + 1)
                                             If (AC = 0) then (PC \leftarrow PC + 1)
         SZA
                             rB2:
         SZE
                             rB1:
                                             If (E=0) then (PC \leftarrow PC + 1)
         HLT
                             rB0:
                                             S \leftarrow 0
       Input-Output:
                            D7IT3 = p
                                             (Common to all input-output instructions)
                            IR(i) = Bi
                                             (i = 6,7,8,9,10,11)
                                             SC \leftarrow 0
                                 p:
                                             AC(0-7) \leftarrow INPR, FGI \leftarrow 0
         INP
                            pB11:
         OUT
                                             OUTR \leftarrow AC(0-7), FGO \leftarrow 0
                            pB10:
                                             If(FGI=1) then (PC \leftarrow PC + 1)
         SKI
                              pB9:
                                             If(FGO=1) then (PC \leftarrow PC + 1)
         SKO
                              pB8:
                              pB7:
                                             IEN ← 1
         ION
         IOF
                              pB6:
                                             IEN \leftarrow 0
29-0<del>9-2023</del>
```

Table 5-6

Basic Compute Organization and Design


- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- **❖** Design of Basic Computer
- Design of Accumulator Logic

- 1. A memory unit: 4096 x 16.
- 2. Registers: AR, PC, DR, AC, IR, TR, OUTR, INPR, and SC
- 3. Flip-Flops (Status): I, S, E, R, IEN, FGI, and FGO
- 4. Decoders:
 - 1. a 3x8 Opcode decoder
 - 2. a 4x16 timing decoder
- 5. Common bus: 16 bits
- 6. Control logic gates
- 7. Adder and Logic circuit: Connected to AC

- The control logic gates are used to control:
 - Inputs of the nine registers OUTR, INPR, and SC
 - Read and Write inputs of memory 4096 x 16
 - Set, Clear, or Complement inputs of the flipflops I, S, E, R, IEN, FGI, and FGO
 - S2, S1, S0 that select a register for the bus
 - AC Adder and Logic circuit

- Control of registers and memory
 - The control inputs of the registers are <u>LD</u> (load), <u>INR (increment)</u>, and <u>CLR (clear)</u>
 - To control AR We scan table 5-6 to find out all the statements that change the content of AR:
 - R'T0: AR ← PC LD(AR)
 - R'T2: AR ← IR(0-11) LD(AR)
 - D'7IT3: AR ← M[AR] LD(AR)
 - RT0: $AR \leftarrow 0$ CLR(AR)
 - D5T4: AR ← AR + 1 INR(AR)

Control Gates associated with AR




- To control the Read input of the memory we scan the table again to get these:
 - D_0T_4 : DR \leftarrow M[AR]
 - D_1T_4 : DR \leftarrow M[AR]
 - D_2T_4 : DR \leftarrow M[AR]
 - D_6T_4 : DR \leftarrow M[AR]
 - $D_7'IT_3: AR \leftarrow M[AR]$
 - $R'T_1: IR \leftarrow M[AR]$
- \rightarrow Read = R'T₁ + D₇'IT₃ + (D₀ + D₁ + D₂ + D₆)T₄

- Control of Single Flip-flops (IEN for example)
 - pB7: IEN ← 1 (I/O Instruction)
 - pB6: IEN ← 0 (I/O Instruction)
 - RT2: IEN ← 0 (Interrupt)
 - where p = D7IT3 (Input/Output Instruction)


- If we use a JK flip-flop for IEN, the control gate logic will be as shown in the following slide:

J	K	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	Q'(t)

JK FF Characteristic Table



 Control of Common bus is accomplished by placing an encoder at the inputs of the bus selection logic and implementing the logic for each encoder input



- To select AR on the bus then x₁ must be 1. This is happen when:
 - D₄T₄: PC ← AR
 - D_5T_5 : PC \leftarrow AR
- $\Rightarrow x_1 = D_4T_4 + D_5T_5$


x1 x2 x3 x4 x5 x6 x7						x7	S2	S1	S0	selected register
0	0	0	0	0	0	0	0	0	0	none
1	0	0	0	0	0	0	0	0	1	AR
0	1	0	0	0	0	0	0	1	0	PC
0	0	1	0	0	0	0	0	1	1	DR
0	0	0	1	0	0	0	1	0	0	AC
0	0	0	0	1	0	0	1	0	1	IR
0	0	0	0	0	1	0	1	1	0	TR
0	0	0	0	0	0	1	1	1	1	Memory

• <u>For x₇:</u>

 $- \underline{X_7} = R'T_1 + \underline{D_7'IT_3} + (\underline{D_0} + \underline{D_1} + \underline{D_2} + \underline{D_0})T_4$ where it is also applied to the read input


- Instruction Codes
- Computer Registers
- Computer Instructions
- Timing and Control
- Instruction Cycle
- Memory Reference Instructions
- Input-Output and Interrupt
- Complete Computer Description
- Design of Basic Computer
- **❖** Design of Accumulator Logic

5-10 Design of Accumulator Logic



All the statements that change the content of AC


D_0T_5 :	$AC \leftarrow AC \land DR$	AND with DR
D_1T_5 :	AC ← AC + DR	ADD with DR
D_2T_5 :	AC ← DR	Transfer from DR
pB ₁₁ :	AC(0-7) ← INPR	Transfer from INPR
rB ₉ :	AC ← AC'	Complement
rB ₇ :	$AC \leftarrow shr AC, AC(15) \leftarrow E$	Shift right
rB ₆ :	$AC \leftarrow shl AC, AC(0) \leftarrow E$	Shift left
rB ₁₁ :	AC ← 0	Clear
rB ₅ :	AC ← AC + 1	Increment



Computer Registers Common Bus System

5-10 Design of Accumulator Logic^{cont.}

Gate structures for controlling the LD, INR, and CLR of AC



Adder and Logic Circuit

