Date:

EXPERIMENT – 1

AIM:

Study of logic gates (AND, OR, NOT, NAND, NOR, EX-OR) using ICs

APPARATUS:

Sr. No.	Component	Specification	Quantity	
1	AND Gate	IC 7408	2	
2	OR Gate	IC 7432	2	
3	NOT Gate	IC 7404	2	
4	Two input NAND Gate	IC7400	3	
5	Three input NAND Gate	IC7410	2	
6	NOR Gate	IC7402	7402 3	

SIMULATION WEBSITE: https://www.tinkercad.com/

THEORY:

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND & NOT are basic gates. NAND, NOR, X-OR are known as universal gates. Basic gates can be obtained from all this gates.

AND Gate:

The AND gate performs a logical multiplication commonly known as AND function. The output is high only when both the inputs are either one high or one low. When both the inputs are high the output is low level.

OR Gate:

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high and the output is low level when both the inputs are low.

NOT Gate:

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

NAND Gate:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any

Digital Electronics [CE145]

22DCE030

one of the input is low. The output is low level when the inputs are high.

NOR Gate:

The NOR gate is contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

EX-OR Gate:

The output is high when any one of the input is high. The output is also low when both the inputs are low and both inputs are high.


Digital Logic Gate Symbols

GATE	Symbol	NOTATION	TR	UTF	TABLE
					OUTPUT
			A	В	A AND B
7000			0	0	0
AND		$A \cdot B$	0	1	0
			1	0	0
			1	1	-1
			INF	UT	OUTPUT
			A	B	A OR B
OR	\neg	A CONTRACT OF THE PARTY OF	0	0	0
	1 —	A + B	0	1	-1
		1000000	1	0	1
			1	1	1
			INF	UT	OUTPUT
			1	1	NOT A
)	1
TON	— —	\overline{A}		1	0
			2000		OUTPUT A NAND
			100 Acc 20	D	
	_ \		A	B	В
NAND	¬ Ъ-	$\overline{A \cdot B}$	0	0	B 1
NAND	□)⊶	$\overline{A \cdot B}$	15504		1 1
NAND	\supset	$\overline{A \cdot B}$	0	0	1 1 1
NAND		$\overline{A \cdot B}$	0	0	1 1 1 0
NAND		$\overline{A \cdot B}$	0 0 1 1	0 1 0 1	1 1 1 0
NAND		$\overline{A \cdot B}$	0 0 1 1	0 1 0 1	1 1 1 0
	<u> </u>	332	0 0 1 1	0 1 0 1	1 1 1 0
		332	0 0 1 1 1 INF A	0 1 0 1 UT B	1 1 0 OUTPUT A NOR B
NAND NOR		$\overline{A \cdot B}$ $\overline{A + B}$	0 0 1 1 1 INF A 0	0 1 0 1 UT B 0	1 1 0 OUTPUT A NOR B
		332	0 0 1 1 1 INF A 0 0	0 1 0 1 UT B 0 1	1 1 0 OUTPUT A NOR B 1 0
		332	0 0 1 1 1 INF A 0 0 1 1	0 1 0 1 UT B 0 1 0 1	1 1 0 0 0 0 0 1 0 0 0 0
		332	0 0 1 1 1 INF A 0 0 1 1	0 1 0 1 UT B 0 1 0 1	1 1 0 0 0 0 0 1 0 0 0 0
NOR		$\overline{A+B}$	0 0 1 1 1 INF A 0 0 1 1	0 1 0 1 UT B 0 1 0 1	1 1 0 0 0 0 0 1 0 0 0 0
NOR		332	0 0 1 1 1 INF A 0 0 1 1 1	0 1 0 1 PUT B 0 1 0 1	1 1 0 OUTPUT A NOR B 1 0 0 0 OUTPUT A XOR B
		$\overline{A+B}$	0 0 1 1 INF A 0 0 1 1 1 INF A	0 1 0 1 PUT B 0 1 0 1 0 1	1 1 0 0 OUTPUT A NOR B 1 0 0 0 0 0 OUTPUT A XOR B


LOGIC GATES USING IC:

IC's PIN DIAGRAMS:


7400 Quad 2-input NAND Gates




7404 Hex Inverters




7432 OR Gates




7402 Quad 2-input NOR Gates



7408 AND Gates



7486 Quad 2-input ExOR Gates



PROCEDURE:

- i. Do the connection as per IC Pin diagram. Connect Vcc (Pin 14) and Ground (Pin 7) with Power supply properly.
- ii. Apply Logical inputs as per truth table with considering Positive Logic (0V for 0 input and 5V for 1 input).
- iii. Observe and record the output voltage using DMM or test whether LED is on or off using LED tester in observation table.
- iv. Verify the working of gates by comparing the truth table and observation table.
- v. Repeat all the steps for each gate and complete the observation table.

OBSERVATION TABLE:


Logic gates using IC:

Input A	Input B	Output of Gates				
		AND	OR	NAND	NOR	X-OR
0(0v)	0(0v)	0	0	1	1	0
0(0v)	1(5v)	0	1	1	0	1
1(5v)	0(0v)	0	1	1	0	1
1(5v)	1(5v)	1	1	0	0	0

For NOT Gate:

Input A	Output
0(0v)	1
1(5v)	0

OBSERVATION:



CONCLUSION:

By performing this practical we can learn about various kind of gates and logical circuits. We also learn to simulate circuits in Simulation Software or website.

Obtained Marks: Faculty Sign: Date:

ASSIGNMENT:

- 1. Draw and write logic gate's symbols, functions, truth tables and IC's Pin diagrams.
- 2. List out various vendors or company names who are manufacturing various ICs.
- 3. What are different logic families using which logic gates ICs are manufactured?
- 4. Draw circuit diagrams of NAND and NOR gates using TTL and CMOS logic families and compare performance of both.

ANS - 2

Different company names who manufacture various ICs


- TEXAS INSTRUMENTS DIP CD4026BE, For CMOS seven-segment counter IC. ...
- Isd1820py Dip-14 Chip 8 To 20 Second. ...
- Avago SMD Electronic Ic Chip, For Electronics, HCPL-3150. ...
- 74244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS IC. ...
- Non BGA ICs. ...
- Sm4005a Ic For Panel Tcon Chips Sm4005 Sm4005a Qfn-48.

ANS - 3


TTL - Transistor-Transistor Logic: Standard logic family; used for the longest time.ECL - Emitter Coupled Logic: Suitable for systems requiring high-speed operations. MOS -Metal Oxide Semiconductor Logic: Suitable for systems with high component density.

ANS - 4


• TTL NAND:




• TTL NOR :



• CMOS NAND:



• CMOS NOR:



The advantage of the CMOS over the TTL chips is that the CMOS has a higher density of logic gates within the same material. TTL chips consume more power as compared to the power consumed by the CMOS chips even at rest. The power consumption of the CMOS depends on various factors and is variable. The clock rate is one of the major factors for power consumption. Higher clock values will result in higher power consumption. When making the comparisons, a single gate in CMOS chip would consume the 10nW of power whereas an equivalent gate on the TTL chip will consume approximately 10mW power. The difference is substantially high and this is why the CMOS chips are always preferred over the TTL chips