



Indian Institute of Information
Technology, Nagpur

**CMOS Design
Project
DC Signal Generator**

Submitted By :

Anit Maurya (BT20ECE038)

Semester 6

Electronics and Communication Engineering Dept.

Submitted To :

Dr. Paritosh Peshwe

Course Instructor

Project: Designing a DC Signal Generation Circuit using MicroWind.


Theory:

DC Signal Generator

A DC Generator circuit is an analog circuit which converts a pulsating input into a constant DC output. For achieving this result we are using peak detectors made using CMOS peak detectors arranged in such a way that one detects peak of the pulse and other detects valleys of the pulse.


When the input V_{in} goes above the voltage stored in the capacitor, V_{peak} , the output of the buffer goes low, turning on the long-length MOSFET and pulling the output towards VDD. As V_{peak} approaches V_{in} , the MOSFET starts to shut off. As a result the output voltage across the capacitor, V_{peak} , corresponds to the peak voltage of the input signal. This peak detector can be used to generate a reference voltage that falls within the middle of the input data, Figure 5. The peak and valley detectors are used to find the minimum and maximum of the input signal. The Two resistors average the minimum voltages and feed the result (the DC average of the input) to the bottom buffer circuit. The resistors also are used to leak charge on off of the capacitor so that the averaging circuit can follow changes in the input data.

Figure 1: CMOS peak detector



Buffer:

Figure 2: Rail to Rail input/output buffer



Listing 1: Buffer

```

1  **Buffer
2  Vdd 1 0 dc 5V
3  Vinp 2 0 pulse (0 5 0 0 0 5ms 10ms)
4  Vinm 3 0 pulse (5 0 0 0 0 5ms 10ms)
5  m1 5 4 0 0 nmod w=40u l=1u
6  m2 4 2 5 0 nmod w=40u l=1u
7  m3 6 3 5 0 nmod w=40u l=1u
8  m4 4 4 1 1 pmod w=100u l=1u
9  m5 6 4 1 1 pmod w=100u l=1u
10 m6 7 7 0 0 nmod w=40u l=1u
11 m7 6 7 0 0 nmod w=40u l=1u
12 m8 7 2 8 1 pmod w=100u l=1u

```

```

13 m9 6 3 8 1 pmod w=100u l=1u
14 m10 8 7 1 1 pmod w=100u l=1u 15 m11 9 6 0 0 nmod w=40u l=1u
16 m12 9 6 1 1 pmod w=100u l=1u
17 .model nmod nmos Vto=1V Kp=200u
18 .model pmod pmos Vto=-1V Kp=80u
19 .tran 0.01ms 200ms
20 .control
21 run
22 plot V(2)
23 plot V(3)
24 plot V(9)
25 .endc 26 .end
27

```

Figure 3: Input pulses for buffer






Figure 4: Buffer Output



DC Signal Generation Circuit

Figure 5: DC generation circuit



Layouts and Output:

Buffer Circuit :

Figure 8: Buffer Layout




Figure 9: Buffer Output




Figure 10: DC Generation Circuit Layout





Figure 11: DC Generation Circuit Output



Conclusion:

Successfully implemented a DC generation circuit of power($p=3.368mV$) for converting a pulse input to a DC voltage using a Rail to Rail input buffer. Successfully made the netlist for the buffer circuit and the DC generation circuit and also he layouts for the same.