



# Module Instantiation

```
module test(mclk, rst, ...);
```

```
  input mclk;
```

```
  input rst;
```

```
  ...
```

```
  wire delayOut;
```

```
  delay delayModuleInstantiate1(.rst(rst),.mclk( mclk),.out(delayOut));
```

```
Endmodule
```

# upDown Counter Design

