
# KringleCon 4: Calling Birds!

## Frost Tower Rooftop



#### 1. Click to talk to Rose Mold

I'm Rose Mold. What planet are you from?

Hey, way to go climbing the stairs. You do know you can teleport, right?

Or just use the Frostavator.

n00bs...

#### 2. Click to talk to Crunchy Squishter


Greetings Earthling! I'm Crunchy Squishter.

Hey, could you help me get this device on the table working? We've cobbled it together with primitive parts we've found on your home planet.

We need an FPGA though - and someone who knows how to program them.

If you haven't talked with Grody Goiterson by the Frostavator, you might get some FPGA tips there.

#### 3. Click the Communicator




## 4. Click to talk to Numby Chilblain


Klatu Barada Nikto!

I'm Numby Chilblain.

#### 5. Click FPGA Programming



#### 6. Close the EE/CS 302 - Exercise #4 window



- 7. Scroll Down the window
- 8. Scroll to the Top of the window

#### 9. Replace line 28 onwards with the following code

```
reg sq_wave;
    integer counter;
    assign wave_out = sq_wave;
    always @(posedge clk or posedge rst)
    begin
        if(rst==1)
           begin
               counter <= 0;
               sq_wave <= 0;
           end
        else
           begin
               if(counter <= 0)
                 begin
                    counter <= ((125000000 / $rtoi(freq / 100)) / 2) - 1;</pre>
                    if ($rtoi(freq * 10) - ($rtoi(freq) * 10) > 4)
                          counter <= counter + 2;</pre>
                       end
                    sq_wave <= sq_wave ^ 1'b1;</pre>
                 end
               else
                 begin
                    counter <= counter - 1;</pre>
                 end
           end
    end
endmodule
```

#### 10. Click the Simulate 500Hz button

```
Console

Sending code for analysis...

Verilog parsed cleanly...

Beginning FPGA simulation. This may take a few seconds...

Code changed! Resetting some simulation results...

Congratulations!

Simulation results indicate a frequency of exactly: 500.0000Hz
```

#### 11. Click the Simulate 1KHz button

```
Console

Sending code for analysis...

Verilog parsed cleanly...

Beginning FPGA simulation. This may take a few seconds...

Congratulations!

Simulation results indicate a frequency of exactly: 1000.0000Hz
```

#### 12. Click the Simulate 2KHz button

```
Console

Sending code for analysis...

Verilog parsed cleanly...

Beginning FPGA simulation. This may take a few seconds...

Congratulations!

Simulation results indicate a frequency of exactly: 2000.0000Hz
```

#### 13. Click the Simulate Random button

```
Console

Sending code for analysis...

Verilog parsed cleanly...

Beginning FPGA simulation. This may take a few seconds...

Random target frequency: 3337.04

Using a clock frequency of 125MHz, the closest you could get to the target frequency is 3337.0709

Simulation results indicate a frequency of: 3337.0709Hz

Congratulations! Your model matches the best-fit value!
```

#### 14. Click the Program Device button

```
Console

Sending code for analysis...

Verilog parsed cleanly...

Synthesizing/implementing design and generating bitstream.

Bitstream will then be sent to device.

This will take SEVERAL seconds...

The device has been successfully programmed!
```



- 15. Click the Close button
- 16. Click the Hammer (Items) icon



- 17. Click Objectives and then scroll Down
- 18. Click 13) FPGA Programming




- 19. Click [Exit]
- 20. Click to talk to Crunchy Squishter

Thank you! Now we're able to communicate with the rest of our people!

## 21. Click the Communicator



## 22. Place FPGA into the socket



## 23. Click the Spaceship