PROTEUS COMPUTER

Technical manual

Issue 3. 11/2/85

PROTEUS COMPUTER Technical Manual

Contents

1 General

- 1.1 Specifications
- 1.2 Dual Processors
- 1.3 Ports
- 1.4 Disks
- 1.5 Polycorp Utilities
- 1.6 CP/M Software
- 1.7 Low level programming notes
- 1.8 Memory Map

2 Z80-6809 Processor PCB

- 2.1 General
- 2.2 Operation of Dual Processors
- 2.3 Clock Oscillator
- 2.4 Generation of Control Signals
- 2.5 Transfer of Control
 2.6 6809 Timing Diagram
- 2.7 Z80 Timing Diagram

3 Disk Controller PCB

- 3.1 General
- 3.2 Drive and Side Select
- 3.3 Disk Change Detector
- 3.4 Floopy Disk Controller
- 3.5 Data Separater
- 3.6 Data Separater Alignment
- 3.7 Data Separater Timing Diagram
- 4 I/O PCB
- 5 Power Supply
- 6 Production Testing

Parts Lists

Drawings Z80-6809 Processor

Poly Disk Controller PCB

Proteus I/O PCB

Twin Disk Unit Power Supply

Universal Twin Drive Computer Wiring Diagram

GENERAL

1.1 Specifications

Processors

6809.Z80

RAM

64 Kbytes

ROM

4 Kbytes

Clock.

Z80 4 MHz (1 wait state per machine cycle)

6809 4 MHz clock, 1 MHz cycle

Disk Drives

One or two 8" half height drives (Shugart SA860)

Double sided single density Capacity 630 Kbytes per disk (CP/M) 590 Kbytes (Flex,Polysys)

Single sided can be used for compatibility

Ports

Standard One RS232

One Poly network

Total 3 RS232 Optional

One Poly network One parallel

One disk drive extension

Operating Systems

CP/M. The standard operating system for 8080/Z80 m1cros. FLEX. The standard operating system for 6809 m1cros. POLYSYS. The operating system for the POLY network.

Size

382mm wide, 133mm high, 373mm deep

Power Requirement

230 Volts AC +-10%, Approx 140 Watts

Operating Temperature

0 C to 35 C

Operating Relative Humidity

20% to 90%, non condensing

1.2 Dual Processors.

Either the Z80 or the 6809 can be running at a given time, but not both. The two processors can however pass control to each other. The system always starts with the 6809 running and the Z80 remains reset. The 6809 reads in the first sector on the disk and starts execution of it. If it is a FLEX or POLY disk the the system operates exactly as before. If it is a CP/M disk one of the first few instuctions halts the 6809 and starts up the Z80. The rest of CP/M is then loaded and executed.

1.3 Ports.

Options are available with one RS232 port or with 3 RS232 ports and one parallel port.

1.3.1 Single Port Operation

The single port is connected to a terminal with a controlled printer port eg ADM-21. When the CP/M I/O software (BIOS) detects output to the printer it automatically sends control charaters to the terminal to select the 'transparent print' mode - and the following output is sent to the printer without being displayed on the screen. The normal mode is reselected in a similar manner when output to the screen resumes. BIOS may easily be modified to use the control codes applicable for various terminals.

Although ADM-31 and ADM-42 terminals do work in the above manner they do not handshake correctly when printing. The terminal must be set for conversational mode, full duplex,9600 baud, 8 data bits, no parity, 1 stop bit. The printer interface on the terminal must be set to suit the printer. If an EPSON printer is used with an ADM-42 a special cable must be used which connects pin 20 of the printer to pin 19 of the ADM-42.

1.3.2 Multiple Port Operation

One port is dedicated to the terminal, one to the printer and a third RS232 port is available for connection to a mainframe etc.

A parallel port is available for connection to a Centronics-like parallel printer, or to a hard disk interface.

1.3.3 Terminal RS232 Port (Printer port for Poly system)

Address 04,05 (E004,5 for 6809)

IC MC6850 CP/N device CON:

Baud Rate 300,600,1200,2400,4800,9600 Selectable by jumper. Protocol 8 data bits, no parity, 1 stop bit.(Software

selectable)

Connector D825 Female connector on PROTEUS.

Con nections-1 : GROUND

2 : TXDATA Data transmitted by terminal to PROTEUS.
3 : RXDATA Data transmitted by PROTEUS to terminal.
5 : CLEAR TO SEND Normally high level output by PROTEUS.

Can be set low by software.

6 : DATA SET READY High level output by PROTEUS.

7 : GROUND

8 : DATA CARRIER DETECT High level output by PROTEUS.

20: DATA TERMINAL READY High level output by terminal when it is ready to receive data. No data will be transmitted by PROTEUS while this line is low.

5

1.3.4 Printer RS232 Port

Address 08,09 (E008,9 for 6809)

IC MC6850 CP/M device LST: (LPT:)

Baud Rate 300,600,1200,2400,4800,9600 Selectable by jumper. 8 data bits, no parity, 1 stop bit.(Software selectable)

Connector DB25 Female connector on PROTEUS.

Connections-

1 : GROUND
2 : TXDATA Data transmitted by printer to PROTEUS.
3 : RXOATA Data transmitted by PROTEUS to Printer.

3 : RXOATA Data transmitted by PROTEUS to printer.
 5 : CLEAR TO SEND Normally high level output by PROTEUS.

: DATA SET READY Can be set low by software.
High level output by PROTEUS.

7 : GROUND

8 : DATA CARRIER DETECT High level output by PROTEUS.

20 : DATA TERMINAL READY High level output by printer when it is ready to receive data. No data will be

transmitted by PROTEUS while this line is low.

The CP/M software will allow hardware handshake with pin 20 or software handshake with X-ON, X-OFF protocol.

1.3.5 Modem RS232 Port

Address OC,00 (E000,D for 6809)

IC MC6850 CP/M device RDR:, PUN:

Baud Rate 300,600,1200,2400,4800,9600 Selectable by jumper. Protocol 8 data bits, no parity, 1 stop bit.(Software

selectable)
Connector DB25 Female connector on PROTEUS.

Connections~

REQUEST TO SEND High level transmitted by PROTEUS when

5 : CLEAR TO SEND High level transmitted by modem when 1t

is ready for PROTEUS to transmit data.

7 : GROUND

8 : DATA CARRIER DETECT High level output by modem.
20 : DATA TERMINAL READY High level output by PROTEUS.

1.3.6 Parallel Port (Optional printer port)

Address 00-03 (E000-E003 for 6809)

IC MC6821

CP/M Device LST: (UL1:)

Protocol Centronics Standard

Connector Amphenol 57F-36 , female on PROTEUS

Pins

1 STROBE Low signal to indicate valid data on pins 2-9

2-9 DATA 1-8 Data

11 BUSY . High signal output by printer to when it is not ready to receive data.

16 LOGIC GND 19-30 LOGIC GND

All I/O pins of the 6821 are available for connection to a peripheral if required.

1.3.7 Network Port.

HDLC Port for network of POLY computers.

5 pin NEUTRICK microphone connector. Male connector on PROTEUS.

Pin 1 : Data out from PROTEUS. Pin 2 : Clock out from PROTEUS.

Pin 3 : Ground.

Pin 4: Data in to PROTEUS

1.4 Disks.

The normal CP/M format used is single density, double sided. 512 byte physical sectors are used with code to block and deblock the 128 byte logical sectors of CP/M. Single sided with 128 byte sectors can be used on drive B: for transfer to other CP/M systems. This format is automatically selected when a warm or cold start is performed with a single sided disk is inserted. It is considered that the double sided blocked format will always be used, except for interchange with other CP/M systems. With FLEX and POLYSYS single or double sided need only be defined at the time of formatting the disk. 256 byte sectors are used.

1.4.1 Disk capacity.

61.	FLEX-PULYSYS	CP/M
Sides	2	• 9
Tracks/side	77	77
Sectors/track	15	8
Bytes/sector	256	512
Total formatted capacity/disk	591360	630784

In both systems the sectors on side 2 are numbered as a continuation of the sectors on the same track on side 1.

1.5 Polycorp Utilities

Utility programs have been written to format disks, check newly formatted or used disks for CRC errors, copy an entire disk onto another, etc.

The Polycorp utilities are in the file UTE.COM which displays a menu of the available commands. The command file PUTSYS should be used to copy the operating system onto a disk and to reconfigure it if necessary.

The standard CP/M utilities all operate as described in the CP/M manual except that PUTSYS should be used rather than SYSGEN. The only device assignment that can be performed with the STAT command is to select either a serial printer (LST:=LPT:) or a parallel printer (LST:=UL1:).

1.6 CP/M Software

In addition to the operating system itself the following software has been tested with complete success on the CP/M system-

MBASIC Microsoft Basic ver 5 for CP/M

MACRO-80 Microsoft 8080 / Z80 Macro Assembler

LINK Linking loader

ZSID Z80 symbolic debugger

WORDMASTER Screen editor WORDSTAR Word processor

MULTIPLAN Spreadsheet calculator DBASE-2 Database management

Notes:

1. Wordstar and Macro-80 are infinitely better than ED and ASM, the editor and assembler supplied with CP/M.

2. If an ADM-21 terminal is used with Wordstar be sure that it has the 4k Z8 fitted. With the initial 2k it was far too slow. When installing Wordstar select ADM-31 for ADM-21, ADM-31, ADM-42 and Televideo 910+. LST: will always work for the printer, but to allow simultaneous printing and editing with a multiport Proteus it is better to use Wordstars port driver.

1.7 Low-level CP/M programming notes

Interupts are not normally used in the CP/M system. If they are required the Z80 must be programmed for Interupt Mode 1. A jump instruction to the interupt service routine must then be inserted at address 0038H. Note that this restart is the same as that normally used by the debugger ZSID for breakpoints and tracing - however ZSID can be patched to use another restart.

If it is required to use the timer chip in the Z80 mode it should be noted that the E input which is 1MHz in the 6809 mode will not be a constant frequency. However a fixed 1MHz signal has been connected to the external clock inputs of the timer and it should be programmed to use that.

1.8 Memory maps

In the Z80 mode the I/O ports are shifted to the Z80 I/O space and the EPROM is deselected. This gives 64k of RAM.

FLEX memory map

Ţ	Address	Type V	Contents
1	0000 BFFF	TRAM 1/2 TRAM 1/2 TAMENTAL	User RAM (Large transient progs)4
Ÿ	DFFF	V RAM 4 V V	FLEX operating system (Small transient programs)
*****			PIA - 6821 (Parallel port) ACIA - 6850 (Terminal) ACIA - 6850 (Printer) ACIA - 6850 (Modem) Drive register FDC - 1771 (Floppy control) PTM - 6840 (Timer) ADLC - 6854 (Poly network) Enable Z80
4	FOOO FFFF	ROM V	BOOTSTRAP,6809 DEBUGGER ETC V

CPM memory map

Address	Туре	Contents	1
4 0000	1 1	ONE Washington	_¥
\$ 0000	RAM	CPM Variables etc	¥
4 .			H
1 Oldo	RAM	ТРА	
N DEFF	- , E •	(Transient Program Area)	1
4	i i	(Iranstent Program Area)	40
₩ E000	RAM Y	CCP	— <u>"</u>
¶ E7FF •	J 9	(Console command processor)	4
¶	<u>ا</u>	, , , , , , , , , , , , , , , , , , , ,	Ť
# E800 •	K RAN 1	BOOS	_ ¶
¶ F5FF 1	! •	(Basic Disk Operating System)	4
# F600	∦		_1
T FFFF	RAM 1	8105	Ť
T FEFF	! <u>}</u>	(Basic Input-Output System	1
	""		4

CPM I/O MAP

1 50 Y Enable 6809	1 00-0 1 04-0 1 08-0 1 00-0 1 14 1 18-1 1 20-2 1 30-3 1 50	15 V 19 V 1D V 1B V	PIA ACIA ACIA Drive FDC PTM ADLC Enable	reg : :	6850 6850 6850 ster 1771 6840 6854	<pre>(Parallel port) (Terminal) (Printer) (Modem) (Floppy controller) (Timer) (Poly network)</pre>	4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4
--------------------	--	------------------------------	--	---------	--	---	---

2.0 Z80-6809 Processor PCB

2.1 General Description

U7,U8 are the two microprocessors. Their address and data busses are connected in parallel, and it is arranged so that when each one is operating the other is in a high impedance state.

U10,U11,U33 are used to generate timing signals from the Z80 which more or less correspond to those generated by the 6809.

U25,U26 select the control and I/O decode signals from the 6809 or the Z80, depending on which is running.

U27 decodes the memory addresses in the E000-EFFF range in the $\overline{6809}$ mode and decodes the I/0 port addresses in the Z80 mode. It should be noted that the decoded signals are disabled during the first part of any machine cycle (when the address lines are all changing) so that glitches do not occur on the outputs.

U28 is the disk bootstrap and debug ROM. It is accessible only in the 6809 made.

U30 is used to keep time of day and to generate the clock signal. For the network only when running POLYSYS.

U3O is the data link control IC.

U12-U19 are the 64k x 1 dynamic memories.

<u>U22</u> is the refresh counter. As an 8 bit refresh address is generated, memory ICs which require 7 or 8 bit refresh addresses can be used.

 $\frac{\text{U2O},\text{U21}}{\text{during}}$ select the refresh address instead of the CPU address during the refresh operations.

U23,U24 are the row/column address multiplexor used to multiplex the 16 bit CPU address onto the 8 address pins of the memory ICs.

2.2 Operation of Dual Processors

The simplified operation of the dual processor is as follows— The control signals required for the memory and I/O are generated by the 6809 more or less directly. The Z80 control signals are manipulated so that they approximate those generated by the 6809. A data selector is then used to select the source of the control signals for the rest of the system depending on which processor is running.

2.3 Clock Oscillator

A 4MHz oscillator (U4,X1,Q1) is used to drive the clock inputs of both the 6809 and Z80. This results in the 6809 operating at a (bus) frequency of lMHz. One wait state is inserted into each machine cycle of the Z80 to reduce its bus frequency to approximately lMHz also.

2.4 Generation of control signals

With the 6809 in control RAS is activated when Q goes high. The address lines of the memory chips are switched when E goes high. CAS is activated when Q goes low. Finally when E goes low the cycle is complete and RAS and CAS are de-activated. Refresh of the memory occurs during cycles when E000 or above is addressed in I/O, ROM or internal operations. RAS is generated as above but CAS is not generated. Instead of the CPU address being selected the refresh counter is selected during the entire refresh cycle and incremented at the end of the cycle.

With the Z80 in control RAS is activated on the first positive clock edge after MREQ is activated. This is also the start of the wait state. The address lines are switched on the next negative edge of the clock. CAS is then activated on the next positive edge of the clock. At the end of MREQ, RAS and CAS are both deactivated. Refresh occurs during the RFSH output of the Z80 which is used to select the refresh counter and to increment it. RAS is generated by Ulla during the refresh operation.

The control signals are generated in a similar manner during 1/0 cycles. RAS is also generated on the first positive clock edge after 10REQ is asserted. (This refreshes a random memory address!) On the following negative clock edge "E" is generated as required by the 6800 family peripherals. "E" is also generated during memory cycles as it is the same signal as the multipexor control.

2.5 Transfer of control


When the PCB is reset the 6809 is always selected. To transfer control to the Z80, the 6809 should execute a double byte store instruction to \$E060. This will halt the 6809 at the end of the instruction and at the same time remove the reset from the Z80. After a couple of clock cycles the Z80 will start execution of the instruction at 0000. This instruction must have been put there by the 6809.

To transfer control back to the 6809, the Z80 should execute an output to 1/0 port 50. This will immediately reset the Z80 and the 6809 will continue operation with the instruction following the double byte store insruction which it used to halt itself.


It should be noted that when the switch is made from one set of control signals to the other, by altering the state of the select input to U25,U26, that all of the control signals are always inactive.

2.6 6809 Timing Diagram

Memory cycle



2.7 Z80 Timing Diagram



3.0 Disk Controller PCB

3.1 General

U12 is the floppy disk controller IC which performs most of the fuctions required for the floppy disk interface.

U15 is the inverting data bus buffer used to connect the logic true bus of the CPU to the logically inverting data bus of the floppy disk controller IC. U7 is the drive and side select register.

U16 is used to enable the drive select signals for 3 seconds after any CPU access to the disk controller.

U1,U3,U4 are the driver ICs for the disk drive interface.

U5 is the receiver IC for the disk drive interface.

U13,U17,U9,U10 are the data separator circuit.

U19 is the ACIA ie interface for the serial RS232 interface.

U6,U11 are the driver and receiver ICs for the R\$232 interface.

U14,U18 are the baud rate generator for U19.

3.2 Drive and side select

Address E014 (I/O port 14) is the write-only drive select register. The lower 2 bits define the drive-

00 = drive 0 or A01 = drive 1 or B

Other codes are invalid as there are only two drives.

Bit 6 is the side-select control-

0 = side 1 (or 01) 1 = side 2 (or 11)

The drive selects are enabled for approximately 3 seconds after the last disk access. After the disk has not been accessed for this time, all drives will be deselected. The SHUGART Drives normally used will remain on for 3 seconds after this, after which the red indicator is extinguished and the door lock released. The TANDON drives optionally fitted will immediately extinguish their red indicator but remain turning for 30 seconds after this time after which their motors are stopped.

3.3 Disk Change Detector

The Disk-change output from the selected drive can be read by the CPU reading location EO14 bit 1. If it is a 1, the disk drive door has been opened since the drive was last selected. This bit is cleared when the drive is deselected.

3.4 Floppy disk controller

The FD1771 IC performs all the reading, writing, and head stepping functions required by the floppy disk system. For more

information the manufacturers data sheet should be consulted.

3.5 Data Separater

The output from the drive consists of clock pulses (nearly) every bit boundary (every 4 microseconds), and data pulses midway between the clock pulses if the data bit is a 1. If the data bit is a 0 there is no data pulse.


The data separater basically consists of a 3 microsecond monostable triggered by the clock pulses. If another pulse arrives during this time it is considered to be a data pulse. The data and clock pulses are routed to separate inputs of the 1771. This simple operation is complicated by the fact that during address marks and other special marks on the formatted disk there are missing clock pulses used to identify the special marks. When this happens U13a, which is triggered by data pulses, is used to trigger U13b at around the time that it would normally be triggered by a clock pulse. At the end of 3 consequentive missing clock pulses, U21 pin 6 goes low which resets the monostable and determines that the next pulse will be taken as a clock pulse. This normally happens during the special marks and also if the separater starts off with the data and clock pulses around the wrong way.

U10c and U10d are used to ensure that a change in the data window generated by U13b cannot take effect during a data or clock pulse.

3.6 Data separater alignment

- Load the head on a formatted disk.
- Monitor U10 pin 12 with an oscilloscope and adjust RV1 until the length of the negative going pulses is 3.0 microseconds.
- 3. Monitor U17 pin 11 with the oscilloscope and adjust RY2 until the bright negative going pulse PLUS the dim extension is 2.7 microseconds.

3.7 Data separater timing diagrams



4.0 I/O PCB

This PCB also functions as the bus PCB to connect the processor PCB and the disk interface PCB.

U2 is the ACIA (Asynchonous Communications Interface Adapter) for the modem port. U7 and U8 provide translation to RS232 levels. Note that this port is wired for direct connection to a modem ie for connection to "data set equipment".

U3 is the ACIA for the printer port. U8 and U9 provide translation to RS232 levels. Note that this port is wired for direct connection to a printer ie for connection to "data terminal equipment". Jumper J3 can be used to select between a high READY handshake signal or a high BUSY handshake. Most printers use pin 20 (DTR) as a high READY signal.

U4 is the PIA (Peripheral Interface Adapter) for the parallel printer port or hard disk interface. This is connected for use with a Centronics type interface, however all the pins are taken out to facilitate connection to other devices.

US and U6 provide 16 times a selection of baud rates from 300 to 9600 and the baud rate for the modem may be selected with J1 and the rate for the printer may be selected with J2.

5.0 Power Supply

The power supply is a conventional transformer/ capacitor input filter/ linear regulator design. The transformer has 3 windings-

- 1. 27.3 Vac (used for 24v dc)
- 2. 9.4 Yac (used for 5v dc)
- 14.1 Vac (used for +12v,-12v,-5v dc)

The regulator assembly produces the following supplies for EACH drive-

+24v +- 10% at 1.5 A intermittent

+5v +- 5% at 0.7 A

and the following supplies for the computer and interface PCBs

+12v +- 10% at 50mA

+5v +- 5% at 0.7 A

-5v +- 10% at 1mA -12v +- 10% at 50mA

The power supply is capable of maintaining the above outputs with a mains voltage of 200-260 volts.

6.0 Production Testing

The CPU board and disk interface board are tested with the EXORCISOR plugged into the 6809 socket using the program MIN164. This tests most of the board except for the Z80 associated

components. If the boards pass the above test it should be able to boot FLEX. The Z8O circuitry can then be tested with the program Z8O-6809. The memory should then be tested with the program MTEST64. The disk drives should then be checked by copying the complete contents of a disk onto the other drive and back again using the FLEX MIRROR command. Finally it should be verified that CP/M will run by booting a CP/M disk.

REFERENCE OIR FILTER DISK POWER CONNECTOR	PART CODE	ผาช
ACR FOLTER	GIR FUITER	1.00
DASK POWER CONNECTOR	AMP 1-480270-0	2.00
PINS FOR DISK POWER CONNECT	AMP 0-160304-2	6.00
PINS FOR DISK POWER COMMECT FASTON TERMINALS R9202 COMMECTORS FINS FOR AS202	EASTON NED	422.00
RS272 CONNECTORS	AMPH 17-304-01	1.00
FINS FOR ASSESS	AMPH 17-763-02	9.00
SCREW SOCKET (SET OF TWO)	AMPH 17-293	1.00
FRONT TRIDENT & 'PROBLEGY.	DADGE PROTEUS	1.00
MULICORE 7 (DECIMETRES)	CABLE 7 CORE ELV	1.00
CABLE TIES	CABLE TIE ZOOMM	26.00
DW0 610	CRASSIS PROTEUS	1.00
PROT SHIPPING CONTAINER	CHASSIS PROTEUS CARTON PROTEUS	1.00
MAINS CORD & TAPON, MOULDED	CORDSET MAINS	1.00
DWG 400	COVER PROTEINS	1.00
FUSE HOLDER	DAVRED EH1	1.00
FUSE	DAVEED ESPLI	1.00
MEAT SINK FOR TRANSISTOR	DAVUED HS52	1.00
CABLE ANCHOR	CORD GROWMET LARGE	1.00
CLIP FOR NECN	DevRed N4	1.00
WASHER FOR NEON	DAVEED NA	1.00
NEON INDICATOR	DAVRED NAM	1.00
RESET SWITCH	DAVRED SWIA	1 00
MAINS SWITCH	DAUREN SWOO	1.00
HOOKUP WIRE OUSMM	DAVRED WIE19	1 (11)
PROT SHIPPING CONTAINER MAINS CORD & TAPON, MOULDED DWG ACC FUSE HOLDER FUSE MEAT SINK FOR TRANSISTOR CAPLE ANCHON CLIP FOR NEON WASHER FOR NEON NEON (ND)CATOR RESET SHITCH MAINS SWITCH HOOKUP WIRE O.SMM MOOKUP WIRE C.AMM SCREWS FOR ONIVE PCB MTS EXTRUSION MAINS FILTER ROOMMETS ACC TAC ARREST	MAUGAST WILLOW	2.00
SCREWS FOR PRIOR	- 经存货证据 115 (2007) - 经存货证据 115 (2007)	8 00
POB MUS EXTENSION	EXTELSTONS SHORT	2.00
MAINS FILTER	EM IER 230V WA	1.00
MAINS FILTER BEOMMETS FOR TVC WEERO	GECMMET £2	ā .55
FAN	FAN	1.50
TERMINALS FOR 3001 SERIES	MOLEX 2470-GL1	5.00
TERMINAUS FOR 6471 SERIES	MOLEX 2759-010	17.00
	MCLEX 2001-5	
RESET SWITCH CONNECT HSG	MOLEX 2895-028	ioo
NETWORK CONMECT HOUSING	MOLEX 2695~048	1,00
RSSTS CARLE HOUSING	MULEX 2695-083	1.00
JUMPER FOR DRIVE OPTIONS	MOLEX 7859-02-590	
NETWORK COMMECTOR	NEUTRALOIS NOSCO	1.00
MISC NUTS	NUT MS	16.00
NUTS FOR AIR FILTER	NUT M3 NYEDD	4,00
FOR 170 PGARD	NUT M3 NYEOD	4.00
FOR TRANSICTOR	NUT ME NYLOC	100
MASC NUTS	NIST MA	14.00
Misc Nots	NUT MA NYLOO	4.00
LARELS	LAMEL PROTEUS	1,00
FOR WIRING HARNESS	P CLIP	3.00
TERMINAL STRIP	CONNECTOR BLOCK	0.20
RUBBER FEET	FEET PLASTIC	6.00
70220 INSULATING PAD	PAD INSU TUZZO	1,00
REDTIFIER	RECT MDASSOI	2.00

PAGE NO. 00002 PROTEHAS . PROTEUR CHASSIS MARTS LIST

REFERENCE	PART CODE	אידים
RIBBON CABLE 50 WAY	PA 046-50	2,00
COMMECTOR TO DRIVE 800	RM 105-50	2.00
CONNECTOR TO DISK CONT POB		
POMARISATION KEY FOR DRIVES	RN PK-2	2.00
POLARISATION KEY FOR DRIVER FOR FAN	SDREW M3*12	4.00
-OR TERM STRIP	SCREW M3*16	200
FOR I/O BOARD	SCREW M3+16 SCREW M3+16	2,00
FOR 8K45.25J	SCREW MO* 8	3.100
FOR TRANSISTOR	SCREW MS* 8	1.00
FOR TRANSISTOR FOR PSIF TO CHASSIS	SCREW M4*10	10.00
FOR FEET	SCREW M4*16	4.00
SOREW FOR BRIDGS RECT	SCREW MARRO	2.00
XEMR, CASE, FOTE, 2 Mis Misimis		14.00
TRAMŠISTOŘ INBÚLATINS PAD		
TRANSISTOR FOR +244 for DRIVEE		
EARTH LUGB	BTTLUX 1944	
MISC WASHERS	WASHER MS STAR	
MTSC WASHERS	WASHER M4 STAR	
TRANSFORMER RUALITY ASSURANCE LABEL	LAREL Q/A	3,00

REFERENCE U4 U2,U3 U5 U6 U7,U9 U8 P1 P2,P4 P3,P5 P6,P7 J1,J2,J3 R1-R6 P8 JUMPERS PCB RS232 CONNECT RS232 HOUSING O.1" TERMINAL EXTENSION DRIVE CONNECT CONNECT TO PCB 34 WAY RIOBON CARLE SCREW SOCKET (SET OF TWO) PINS PCB RS232	MART CODE	CTY
U4	TO 741 SOA	4 .00
U2,U3	10 お砂場で ・10 を砂場で	1,00
91	TO 4001	2,00
45	1.01 (7.41 GA DA	1.00
U6	エン・ティー ない アル・アン・ファイン アン・アイ・イン アイ・イン アル・イン アル・イン アル・イン アン・アル・アル・アル・アル・アル・アル・アル・アル・アル・アル・アル・アル・アル・	00
일까 . 이웃	TO 1450A	00
UR	TPY 1 / 1 (0.00)	2.00
P1	- MAN TABE - MAN TABO LAND	1,00
P2.P4	MODEL ACTOMES	0.00
ਰਿਤੂ ਵਿਲੇ	MONGAY ACES COSCE	2,00
P6. F2	- MOLEA - かいいひかだい代表 - MOLEY - Aできていたわるか	6,00
J1.32.32	- MOLEM せいさい かきをや - ロのたはか ないさい かきをや	4,00
R1-R6	FEW 767 40	7.00
P8	PER CASA (ON MENSOR TABLE 896	± 000
JUMPERS	BUTTER TOTAL OF BUTTER	1.00
PCB	- PART - 1 AD - REVOLUTION - 12/AD	3.00
RS232 COMMECT	AMPRO TRUTEGO	1.00
RS232 HORSING	MOLEY SAGE AND	4.00
0.1° TERMENAL	MOUNT OFFICER	20 ± QC
EXTENSION ORIVE COMMECT	- AMBIN 1976 - AASAA	and a UU
PARALLEL PORT CONNECT	AMPH 578-40046	1. 424
CONNECT TO POB	SET SARIN STANDARD	1.00
34 WAY RIBBEN CARLE	SM PARENA	3 1 WW 5 1 4 20
SCREW SOCKET (SET OF TURN)	(MO) 17 LDON	2.00
PINS FCR RS232	- AMPH - 17 - 27, 3-10	16.00
I finally has in	2014 I NO HOTOL TOTA	10,00
FOR U7-U9 EJECTORS FOR PS SCREWS FOR PARALLEL, EXTN SKTS	SECT 14 PIN DI	1,00 3,00
EJECTORS FOR PS	RM FL-9K	2.00
SCREWS FOR PARALLEL FIXTH SETS	SCREW MAKEO	
SCREWS FOR PCA MTG	SCREW MS*12	4.00
Misc NUTS	NUT NO	8.00
MISC NUTS	NUT MS NYLOC	4.00
MISC WASHING	WASHER MS GLAR	9.00
MISC WASHERS	WASHER MS PLAT	A. OO
SCREWS FOR PCR MTG MISC NUTS MISC NUTS MISC WASHERS MISC WASHERS BUALITY ASSURANCE LABEL	LABEL BYA	1.00

PAGE NO. 0000: PROCESSR . PROTEUS EPU BOARD PARTS LIST


11/02/85


FILTERENCE	PART CODE	6:17
Ut.	10 74L508	100
92, 96	IC 74LS00	$\frac{1.00}{2.00}$
U3	JC: 74LB02	2.00
U4,U9	IO 741304	2,00
<u>₽</u>	XC 744S10	1.00
LY	10 Z80A-09U	1.00
UB	IC 6809	1.00
U10	IC 74LG175	1.00
Utt	10 76 LS7 4	1.00
U12-U19	18 MUN: 4160 P-20	8.CC
020, 021, 923, 024, 025, 026	FC 74LS137	6.00
U22	IC 74US393	1.00
U2.7	TO 7419139	1.00
U28	IC 2532	1.00
U29	IU 4840	1.00
U30	10 名組制本	1.00
U31 U32	10 1468	1.00
U33	EC 1489A	1.00
50CKETS U31,U32	ID 74LS73	1.00
SOCKETS U12 - U19	SKT 14 °IN DIL	2,00
SCCKET 628	SKT 16 PIN DIL	8.00
SOCKET U29, U30	SKT 28 PIN DIL	1.00
SOCKET UZ	EKT ME PIN DIL	2.00
SDCKET US	SET 60 PIN DIL	1.00
Rt,R2	SMT 40 MIN SPUN	1 - 0.0
R\$	RES IK .AW RES IKZ .AW	7,00
R-4	985 JKZ .68 985 ROS - 508	1.00
RE	RES 27R .5W	0.00
Ra,R10-820	RLS 47R .5W	1.00 12.00
R7, R8, R9, B21	RES SKY . 6W	7.00
0:	TRANSTR DOST7	1.00
X1	YTAL AMHZ	1.00
<u>E1</u>	CAP 100P 63V	1.00
D2	EAP 397 63V	1.00
DB CA F	549 22J 16V ELC	
C4, C5	CAP 55P 63V	2,00
010- 0 44 01.02	CAR IOON 639	35,00
RESET CONMECTOR	DIGRE 1N4148	2.50
CED COMMECTOR	MULEX 6073 band	1.00
METWORK COMMECTOR	MDLEX 4030-03A6	1.00
EDGE CONNECTOR	MDC.CX 6373-04AG	\$ - 00
EDGE CONNECTOR	MOLEX 4455-1036	1,00
POLARIZANG PAN	MCLEX 4455-2046	1., (10.
PDS	MULEX 4161-01	1.00
RUALITY ASSURANCE LASSE	POB CPU PROTEUS	1.00
and the second s	LABEL 0/A	1.00


11/02/85

PAGE NO. 00001 PROTPSU , PROTEUS POWER SUPPLY UNIT PARTS LIST

REFERENCE	PART CODE	8 T Y
U1	10 L200CV	1.00
83, U4, U5	10 79956	3.00
84	IC 7812	1.00
U7	IC 7912	1.00
01,02	DIGDE INMOOR	2.00
73 TV	DIOCE BZY79/B5V1	1,00
C1	CAF 6800U 40V	1.700
C2	CAP 10000U 25V	1,00
C5, C6	UAP 1000U 25V 9QB	2.00
C3,C4,C7-016	CAP 1U 50V TAM	12.00
F.C.	RES 6K2 .6W 1%	1.00
R1	RES 820R JAM 17	1.00
高度	RES 1K .AW	1.00
FCB	PCB PSH PROTEUS	100
LUGE	PCB GC TAB	18.00
SCREWS FOR LARGE CAFACITORS	SOREW M5*8 CHEESE	
GUALITY ASSURANCE LABEL	LABSL Q7A	1,00







Moth: Timing Adjustment Macelluce

- Orleand head storny exercises test prome of the story of the series of t

DISK CONTROLLER PCE, YMOLE DISK 200.0 Livert ungum / Component Lantion

SERIES OF

NWARD CHECKED

