




PROTEUS COMPUTER Technical manual

Issue 1. 8/12/82





PROTEUS COMPUTER

Technical manual

Issue 1. 8/12/82

PROTEUS COMPUTER . Technical Manual

1. GENERAL

The PROTEUS computer is a unique 64Kbyte computer with both Z80 and 6809 micro-processors. Two 8" disk drives are included which give a total on-line storage of over 1Mbyte. There is an RS232 port for connection to a terminal and printer, and also an ADLC port for connection to a network of POLY-1 computers.

The computer can run the following operating systems-

- 1. CP/M. The standard operating system for 8080/280 micros.
- 2. FLEX. The standard operating system for 6809 micros.
- 3. POLYSYS. The operating system for the POLY network.

1.1 Dual Processors.

Either the Z80 or the 6809 can be running at a given time, but not both. The two processors can however pass control to each other. The system always starts with the 6809 running and the Z80 remains reset. The 6809 reads in the first sector on the disk and starts execution of it. If it is a FLEX or FOLY disk the the system operates exactly as before. If it is a CP/M disk one of the first few instuctions halts the 6809 and starts up the Z80. The rest of CP/M is then loaded and executed.

1.2 Ports.

Only one RS232 port is available. This is connected to a terminal with a controlled printer port eg ADM-21. When the CP/M I/O software (BIOS) detects output to the printer it automatically sends control charaters to the terminal to select the 'transparent print' mode - and the following output is sent to the printer without being displayed on the screen. The normal mode is reselected in a similar manner when output to the screen resumes. BIOS may easily be modified to use the control codes applicable for various terminals.

Although ADM-31 and ADM-42 terminals do work in the above manner they do not handshake correctly when printing.

The terminal must be set for conversational mode, full duplex, 9600 baud, 8 data bits, no parity, 1 stop bit. The printer interface on the terminal must be set to suit the printer. If an EFSON printer is used with an ADM-42 a special cable must be used which connects pin 20 of the printer to pin 19 of the ADM-42.

1.2.1 RS232 Port

Baud Rate : 300,600,1200,2400,4800,9600 Selectable by jumper.

Protocol : 8 data bits, no parity, 1 stop bit. Connector : DB25 Female connector on PROTEUS.

Pin 1 : GROUND

Pin 2 : TXDATA Data transmitted by terminal to PROTEUS. Pin 3 : RXDATA Data transmitted by PROTEUS to terminal.

Pin 5 : CLEAR TO SEND Normally high level output by PROTEUS. Can be set low by software.

Pin 6 : DATA SET READY High level output by PROTEUS.

Fin 7 : GROUND

Pin 8 : DATA CARRIER DETECT High level output by PROTEUS.

Pin 20: DATA TERMINAL READY High level output by terminal when it is ready to receive data. No data will be transmitted by PROTEUS while this line is low.

1.2.2 Network Port.

5 pin NEUTRICK microphone connector. Male connector on PROTEUS.

Pin 1 : Data out from PROTEUS.

Pin 2 : Clock out from PROTEUS.

Pin 3 : Ground.

Pin 4 : Data in to PROTEUS

1.3 Disks.

The normal CP/M format used is single density, double sided. 512 byte physical sectors are used with code to block and deblock the 128 byte logical sectors of CP/M. Single sided with 128 byte sectors can be used for transfer to other CP/M systems. A utility must be used to select single sided operation on a given drive. It is considered that the double sided blocked format will always be used, except for interchange with other CP/M systems.

With FLEX and POLYSYS single or double sided need only be defined at the time of formatting the disk. 256 byte sectors are used.

1.3.1 Disk capacity.

	FLEX-POLYSYS	CP/M
Sides		2
Tracks/side	77	77
Sectors/track	15	8
Bytes/sector	254	512
Total formatted capacity/disk	591360	630784

In both systems the sectors on side 2 are numbered as a continuation of the sectors on the same track on side 1.

1.4 Polycorp Utilities

Utility programs have been written to format disks, check newly formatted or used disks for CRC errors, select single sided etc.

The Polycorp utilities are in the file UTE1.COM which displays a menu of the available commands. As yet there is no fast disk to disk copy program or a single drive copy program. The command file PUTSYS should be used to copy the operating system onto a disk.

The standard CP/M utilities all operate as described in the CP/M manual execpt that it is not possible to change the physical to logical device assignments with the STAT command, and PUTSYS should be used rather than SYSGEN.

1.5 CP/M Software

In addition to the operating system itself the following software has been used with complete success on the CP/M system-

MBASIC Microsoft Basic ver 5 for CP/M

MACRO-80 Microsoft 8080 / Z80 Macro Assembler

LINK Linking loader

ZSID Z80 symbolic debugger

WORDMASTER Screen editor WORDSTAR Word processor

and Televideo 910+.

Notes:

1. Wordmaster and Macro-80 are infinitely better than ED and ASM, the editor and assembler supplied with CP/M. Wordstar is even better used in its non-document mode for writing program code.

2. If an ADM-21 terminal is used with Wordstar be sure that it has the 4k Z8 fitted. With the initial 2k it was far too slow. When installing Wordstar select ADM-31 for ADM-21. ADM-31, ADM-42

1.6 Low-level CP/M programming notes

Interupts are not normally used in the CP/M system. If they are required the Z80 must be programmed for Interupt Mode 1. A jump instruction to the interupt service routine must then be inserted at address 0038H. Note that this restart is the same as that normally used by the debugger ZSID for breakpoints and tracing — however ZSID can be patched to use another restart.

If it is required to use the timer chip in the Z80 mode it should be noted that the E input which is 1MHz in the 6809 mode will not be a constant frequency. However a fixed 1MHz signal has been connected to the external clock inputs of the timer and it should be programmed to use that.

1.7 Memory maps

In the Z80 mode the I/O ports are shifted to the Z80 I/O space and the EPROM is deselected. This gives $64k\ \text{of RAM.}$

FLEX memory map

	NAME AND ADDRESS ASSESS ASSESS ASSESS ASSESS ASSESS ASSESS AS		VI
1	Address	Type	Contents
ţ		;	!
,	0000	. RAM	User RAM (Large transient progs)
1) [7]******	, and the transfer hinday.
i	BFFF	i	i i
,		} 	
1	C000	I RAM	: FLEX operating system :
!	DEEE	!	(Small transient programs) :
i		, †	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1.			The profession was now to be a profession of the contract of t
į	E004-5	! I/O	ACIA - 6850
ì	E014	\$	Drive register
2	E018-B	Ŧ }	FDC - 1771
i j	E020-7	í F	PTM - 6840
\$ }	E030-4	f 1	: ADLC - 6854 :
!	E060	:	Enable Z80
3			1
•		1 1,000	And "the first four the head the state of the Control of the Sea that the state of the Sea that the state of the Sea that the state of
;	F000	ROM	BOOTSTRAP, 6809 DEBUGGER ETC :
1	FFFF	1	·
ŧ		1 }	
			name and rest tree tree tree tree tree tree tree

CPM memory map

Address	Type	contents : :
0000 00FF	RAM	CPM Variables etc :
1 0100 1 DFFF	I RAH	TPA : (Transient Program Area) :
E000 E7FF	RAM	CCP : (Console command processor) :
E800 F5FF	RAM	BDOS (Basic Disk Operating System)
F600	I RAM	BIOS : (Basic Input-Output System !

CPM I/O MAP

-	04-05		ACIA	atribus dispose (service (service (service))	6850	e verse with first with mile and any other mad t	
į	1.4	1	Drive	regis	ster		}
;	18-18	; ;	FDC	*****	1771		;
1	20-27	J.	PTM	****	6840		i i
ļ	30-36	‡ 1	ADLC		6854		1
j	50	į	Enable	e 680°	7	•	\$ }
1.	**************************************		de nome verde nome padre incention		also come const tablet conte most state trans	d byen very light links like date and vide state time.	

2.0 Z80-6809 Processor PCB

2.1 General Description

 $\underline{U7.08}$ are the two microprocessors. Their address and data busses are connected in parallel, and it is arranged so that when each one is operating the other is in a high impedance state.

<u>U10.U11.U33</u> are used to generate timing signals from the Z80 which more or less correspond to those generated by the 6809.

 $\underline{U25}$, $\underline{U26}$ select the control and I/O decode signals from the 6809 or the Z80, depending on which is running.

 $\ensuremath{U27}$ decodes the memory addresses in the E000-EFFF range in the 4809 mode and decodes the I/O port addresses in the Z80 mode. It should be noted that the decoded signals are disabled during the first part of any machine cycle (when the address lines are all changing) so that glitches do not occur on the outputs.

 $\underline{\text{U28}}$ is the disk bootstrap and debug ROM. It is accessible only in the 6809 mode.

 $\underline{\text{U30}}$ is used to keep time of day and to generate the clock signal for the network only when running FOLYSYS.

U30 is the data link control IC.

U12-U19 are the 64k x 1 dynamic memories.

 $\underline{\text{U22}}$ is the refresh counter. As an 8 bit refresh address is generated, memory ICs which require 7 or 8 bit refresh addresses can be used.

 $\underline{\text{U20.U21}}$ select the refresh address instead of the CPU address during the refresh operations.

 $\underline{\text{U23.U24}}$ are the row/column address multiplexor used to multiplex the 16 bit CPU address onto the 8 address pins of the memory ICs.

2.2 Operation of Dual Processors

The simplified operation of the dual processor is as follows— The control signals required for the memory and I/O are generated by the 6809 more or less directly. The Z80 control signals—are manipulated so that they approximate those generated by the 6809. A data selector is then used to select the source of the control signals—for the rest of the system depending on which processor is running.

2.3 Clock Oscillator

Ì

A 4MHz oscillator (U4, X1, Q1) is used to drive the clock inputs of both the 6809 and Z80. This results in the 6809 operating at a (bus) frequency of 1MHz. One wait state is inserted into each machine cycle of the Z80 to reduce its bus frequency to approximately 1MHz also.

2.4 Generation of control signals

With the 6809 in control RAS is activated when 0 goes high. The address lines of the memory chips are switched when E goes high. CAS is activated when 0 goes low. Finally when E goes low the cycle is complete and RAS and CAS are de-activated. Refresh of the memory occurs during cycles when E000 or above is addressed ie I/O, ROM or internal operations. RAS is generated as above but CAS is not generated. Instead of the CPU address being selected the refresh counter is selected during the entire refresh cycle and incremented at the end of the cycle.

With the Z80 in control RAS is activated on the first positive clock edge after MREQ is activated. This is also the start of the wait state. The address lines are switched on the next negative edge of the clock. CAS is then activated on the next positive edge of the clock. At the end of MREQ, RAS and CAS are both deactivated. Refresh occurs during the RFSH output of the Z80 which is used to select the refresh counter and to increment it. RAS is generated by U11a during the refresh operation.

The control signals are generated in a similar manner during I/O cycles. RAS is also generated on the first positive clock edge after IOREO is asserted. (This refreshes a random memory address!) On the following negative clock edge "E" is generated as required by the 6800 family peripherals. "E" is also generated during memory cycles as it is the same signal as the multipexor control.

2.5 Transfer of control

When the FCB is reset the 6807 is always selected. To transfer control to the Z80, the 6807 should execute a double byte store instruction to \$E060. This will halt the 6807 at the end of the instruction and at the same time remove the reset from the Z80. After a couple of clock cycles the Z80 will start execution of the instruction at 0000. This instruction must have been put there by the 6807.

To transfer control back to the 6809, the Z80 should execute an output to I/O port 50. This will immediately reset the Z80 and the 6809 will continue operation with the instruction following the double byte store insruction which it used to halt itself.

It should be noted that when the switch is made from one set of control signals to the other, by altering the state of the select input to U25,U26. that all of the control signals are always inactive.

Z.6 6807 Timing Diagram

Memory cycle

E = MPX

Q

RAS

CAS

R/W

ADDRESSES X

I/O cycle

E

RAS


RZW

I/O Decodes

ADDRESSES

7

2.7 Z80 Timing Diagram



3.0 Disk Controller BCB

3.1 General

U12 is the floppy disk controller IC which performs most of the fuctions required for the floppy disk interface.

U15 is the inverting data bus buffer used to connect the logic true bus of the CPU to the logically inverting data bus of the floppy disk controller IC.

U7 is the drive and side select register.

U16 is used to enable the drive select signals for 3 seconds after any CPU access to the disk controller.

U1,U3,U4 are the driver ICs for the disk drive interface.

U5 is the receiver IC for the disk drive interface.

U13,U17,U9,U10 are the data separator circuit.

U19 is the ACIA ie interface for the serial RS232 interface.

U6,U11 are the driver and receiver ICs for the RS232 interface.

U14,U18 are the baud rate generator for U17.

3.2 Drive and side select

Address E014 (I/O port 14) is the write-only drive select register. The lower 2 bits define the drive-

00 = drive 0 or A

01 = drive 1 or B

Other codes are invalid as there are only two drives.

Bit 6 is the side-select control-

0 = side 1 (or 0!)

1 = side 2 (or 1!)

The drive selects are enabled for approximately 3 seconds after the last disk access. After the disk has not been accessed for this time, all drives will be deselected and the red indicaters will be extinguished. The TANDON drives normally fitted will stay turning for 30 seconds after this time after which their motors are stopped.

3.3 Disk Change Detector

The Disk-change output from the selected drive can be read by the CPU reading location E014 bit 1. If it is a 1, the disk drive door has been opened since the drive was last selected. This bit is cleared when the drive is deselected.

3.4 Floppy disk controller

The FD1771 IC performs all the reading, writing, and head stepping functions required by the floppy disk system. For more information the manufacturers data sheet should be consulted.

3.5 Data Separater

The output from the drive consists of clock pulses (nearly) every bit boundary (every 4 microseconds), and data pulses midway between the clock pulses if the data bit is a 1. If the data bit is a 0 there is no data pulse.

basically consists of microsecond data separater æ monostable triggered by the clock pulses. If another arrives during this time it is considered to be a data pulse. The data and clock pulses are routed to separate inputs of the 1771. simple operation is complicated by the fact that during address marks and other special marks on the formatted disk there are missing clock pulses used to identify the special marks. When this happens U1Ja, which is triggered by data pulses. is used to trioger U13b at around the time that it would normally triggered by a clock pulse. At the end of 3 consequeutive missing clock pulses, U21 pin 6 goes low which resets the monostable and determines that the next pulse will be taken as a clock This normally happens during the special marks and also if separater starts off with the data and clock pulses around wrong way.

U10c and U10d are used to ensure that a change in the data window generated by U13b cannot take effect during a data or clock pulse.

3.6 Data separater alignment

- 1. Load the head on a formatted disk.
- 2. Monitor U10 pin 12 with an oscilloscope and adjust RV1 until the length of the negative going pulses is 3.0 microseconds.
- 3. Monitor U17 pin 11 with the oscilloscope and adjust RV2 until the bright negative going pulse PLUS the dim extension is 2.7 microseconds.

3.7 Data separater timing diagrams

RAW DATA	\	AND AREA OF THE PARTY OF THE PA	_/	/
DATA WINE	NOW \		THE STATE OF THE STATE S	/
CLOCK			and the same and the same are the same and the same are	/__
DATA			/_\	

4.0 Power Supply

The power supply is a conventional transformer/ capacitor input filter/ linear regulator design. The transformer has 3 windings-

- 1. 27.3 Vac (used for 24v dc)
- 2. 9.4 Vac (used for 5v dc)
- 14.1 Vac (used for +12v,-12v,-5v dc)

The regulator assembly produces the following supplies for EACH drive-

 $+24 \lor +- 10\%$ at 1.5 A intermittent $+5 \lor +- 5\%$ at 0.7 A

and the following supplies for the computer and interface PCBs $+12\lor$ +- 10% at 50mA +5 \lor +- 5% at 0.7 A -5 \lor +- 10% at 1mA -12 \lor +- 10% at 50mA

The power supply is capable of maintaining the above outputs with a mains voltage of 200-260 volts.

5.0 Production Testing

The CPU board and disk interface board are tested with the EXORCISOR plugged into the 6809 socket using the program MINI64. This tests most of the board except for the Z80 associated components.

If the boards pass the above test it should be able to boot FLEX. The Z8O circuitry can then be tested with the program Z8O-6809. The memory should then be tested with the program MTEST64. The disk drives should then be checked by copying the complete contents of a disk onto the other drive and back again using the FLEX MIRROR command. Finally it should be verified that CP/M will run by booting a CP/M disk.

				cacn	tolar
and the same of th	Chassis .	To dua	1		
2	Cover	To dwg	1		
3	Dish drive	Tandon 860/2 Shugart 860	toi2		
4	Fan.	Rotion Spride SV3AI	1		
5	Transforme	Mikenzie & Holland 110WV163	1		
6	Mains switch	DJ Resid SW28	1		
7	Reset snitch	DJ Reid SW16	1		
В	Neon indicator	DJ Reid NGYL	1		
9	Washer for neon	N6	(·
10	Clip to reon	· N4	(
11	Main filter	Spragne 2JX5102A OR Schaffrer FN610-3/06	1		
4 · 4	Fuse holder	DJ Reid FHI	1		
	Fuse	FS8L1	1	,	
14	Terminal Strip.	PDL Zway	l		
15	Insulated Faston terminals	AMP 735278	42		
,16	VIJA UC FONE CONNector Nousma	AMP 1-480270-0	1012		
17	* Pin, for above (femole) TANGON	AMP 163300-6	3016		
18	Rectifier	MDA 3501	2		
19	Connector to disk interface bd.	Blue Mais 609-5030/IDS-50PK			
20	Connector to drive PCB	Blue Mas 609-5015M/JDE-50	1012		
21	Ribbon cable 50 may	Blue Mars 171-50 / RIN CAB-50	0.6m		
2-	RS232 connector punel mtg	Canno CEA-134-DB255 OR DJ Rard C5255	1		·
23	Stainlen steel lugs	Utilux 1944	5		
25	Jumps Or Disk Change.	Mdu M7859-Gold	1		
26					
27	Main, plun	PDL 40) .		
28	Mains cable	0.75 mm2 Abcal TPS white	3 m		
59	Cable anchor	DJ Roid HW121 type A	_/		
30	,				
31	Alt. to Item 16 For Shugart Prive Disk DC Power Connector Alt. to Item 17 Par Shugart Drive	AMP 1-480763-0	2		
32	1911. ho Item 17 for shugart Drive Pins	AMP 350550-1	6		
33	, .				
34					
	Date	Parts List for	B		
	POLYCORP	Universal Thin Dis		Sheet (of 7

Rubble Bed					LLLII	IDIAL
3 Network connector Newhork Nesser 1 1 1 1 1 1 1 1 1	4	Rubbu Beet	Philips 3123 104 0353	4		
Rest switch conserve howing M6071-2A 1 5 Methyrik cable howing M271-4A 1 5 R5232 cable howing M3011-8A 1 7 10 R5232 cable howing M3011-8B 1 8 0-1 " terminal M2759-GL 17 9 0-2 " Leminal M2578-GL 5 5 10 11 10 12 12 12 12 12	2	PCB mtg extrusion	To dury (LEDA plastis)	1.5m		
5 Relavork cable housing MENTI-UA 1 5 RS232 cable housing M3011-5B 1 1 DC Peru cable housing M3011-5B 1 8 0-1" terminal M2759-CL 17 9 0-2" terminal M2578-CL 5 10 Hooking whe 0.5 min" DJRew WJH9 xx 10m 11 11 0.6min" WJL03 xx 10m 12 12 Page 1 PCB assembly see 1st "Thin dok four hopp PCS" 1 14 280/18509 PCB assembly see 1st "Thin dok four hopp PCS" 1 15 Disk contable PCB see 1st "Bro PCB" 1 16 Bus PCB see 1st "Bro PCB" 1 17 18 Serial number while N2 Labels 1 19 Reav pand label 10 PCB 1 20 Front pand badge 1 21 21 Cable has 130 mine cable him 20 23 Seems by drive AN-503-832-6 8 25 26 Mixellansan xelves. Date Parts List for	3	Network connector	Nentral NC5FP	,		
6 RS232 cable honny	4	Reset switch connector honsing	M6671-2A	ł		
DC Parce cable horazing M3011-5B 1	5	Network cable housing	MBA71-4A	,		
8	6	RS232 cable honory	M6471-8A	1		
9 0.2" Lemma M2578-GL 5 10 Hockay wire 0.5 mm DJRest WIFFY xx 10m 11 O.6mm "WJL03 xx 10m 12 13 Power Engply PCB assembly See 1st "Toin dist Penn Englishes" 1 14 280/6709 PCB assembly See 1st "270 6809 PCB sony" 1 15 Disk controlle PCB See 1st "Bus PCB" 1 16 Bus PCB See 1st "Bus PCB" 1 17 18 Serial number strike N2 Labels 1 19 Reay purel label M. Rennic L. Holland Voly DIX Unit 1 20 Fonl parel badge 1 21 Cobic firs 130 mm cable firs 20 23 Screens for drive AN-503-832-6 8 25 26 Mixedlanean xeers 27 28 29 30 31 31 32 33 33 34 Parts List for Parts List for	7	DC Pom cable housing	M3011-5B	,		
10	В	0-1" terminal	M2759-GL	17		
11	9	0.2" fermina)	M 2578-GL	5		
	10	Hooking wire 0.5 mm2	DJReid WIH9 xx	10m		
		O.bmn2.	R i	10 m		
14 280/6709 PCB assembly See 101 " 270 6809 PCB assy" 1 15 15 15 15 15 16 16						
14 280/6009 PCB assembly see 101 "280 6809 PCB assy" 1 15 16 16 17 18 17 18 19 19 18 19 19 19 19	13	Power Supply PCB assembly	see 13t "Trin disk Power Supply PCB"	,		
15 Disk controlly PCB see lot "Disk Controlly PCB assy" / 16 Bus PCB see lot "Bus PCB" / 17 18 Serial number sticke NE Labels 19 Rear panel label Mitarie Wholland Poly Disk Unit' 20 Front panel budge / 21				1		
16 Bus PCB See lot "Bus PCB" 1 17 18 Serial number stike NZ Labels 1 19 Reary panel label Miteraie litelland Poly Dist Unit 1 1 1 1 1 1 1 1 1	15	· ·	a	/		
17 18 Serial number sticks N7 Labels 1 19 Rear panel label Mikeric litelland Paly Disk Unit 1 20 Front panel badge 1 21 2- Coble ties. 130 mm cobie ties. 20 23 Serens for drive AN-503-832-6 8 25 26 Miscellaneam serens. 27 28 29 30 31 32 33 34 Date Parts List for	16	Bu, PCB		1		
19 Rean panel label Milandi Poly DDK Unit 1 20 Front panel badge 1 21 21 22 Cable his. 130 mm cable his. 20 23 Screws be drive AN-503-832-6 8 25 26 Miscellanean screws. 27 28 29 30 31 32 33 34 Date Parts List for	17					
20 Fight pirel bridge /	18	Serial numbu sticku	NZ Labels			
20 Front panel badge 21 22 Cable hrs. 130 mm cable hrs. 20 23 Screws by drive AN-503-832-6 8 25 26 Miscellaneam screws. 27 28 29 30 31 32 33 33 34 Date Parts List for		_	M-Kensie & Holland Poly Disk Unit	1	·	
27 Coble fies. 28 Screws Br drive AN-503-832-6 8 25 Missellanean screws. 27 28 29 30 31 32 33 34 Date Parts List for		·	·	1		
25 26 miscellanean scens. 27 28 29 30 31 32 33 34 Date Parts List for		•				
25 26 Miscellanean scens. 27 28 29 30 31 32 33 34 Date Parts List for Parts List for	2-1	Cable ties.	130 mm cable him:	20		
25 26 Miscollanean scrows. 27 28 29 30 31 32 33 34 Parts List for Parts List for		Suems for drive		8		
27 28 29 30 31 32 33 34 Date Parts List for						
27 28 29 30 31 32 33 34 Date Parts List for	26	Miscellaneon screws.				
29 30 31 32 33 34 Date Parts List for						
30 31 32 33 34 Date Parts List for	28					-
31 32 33 34 Date Parts List for						
31 32 33 34 Date Parts List for	30	· ·				
Date Parts List for	31					
Date Parts List for						
Date Parts List for	33					
DOLYCODD THE PURIS LIST TO	34					
POLYCODD HAND TO A DEEK MARK			Parts list for	Д <u></u> ь		
PULILURP Mniversal Twin Dilk Unit Sheet 20f		POLYCORP	Universal Twin Dilk Ur	rit	Sheet o	of 7

				LULI	ivial
1 4	VI, V2.	L200 CV	2		
2	U3, U4, U5	7805	3		
	V6	7812)		
14	<i>ν</i> 7	7912	<u> </u>		
5	D1, DZ	114004	2		
6	D3	BZY79 B5VI	1		
7					
8	Cl	6800 pF40v. ROE	1		
9	C2	10 000pt25- ROE	l		
10	C5, C6	10 000MF25 ~ ROE 2222 - 034- 1000MF25 ~ 66102	2		
11					
17	C3, C4, C7-C16	INF 50 TANT. STC.	12		
	,	,			
14	R2, R4	6KZ 1% 2322-151- 2322-151-	Z		
15	R1, R3	820 1% 2322-151- 820 1% 58201	2		
16	RS	1KSFRZ5 2322-181-53102	1		
17					
18	Heatsink	Included in chassis dug.)		
19	PCB	820806	,		
20		•			
21	Faston lugs.	Zeirich 2836	/8		
2					
23					
25					
26					
27					
28					
29					
30	>				
31					
32					
33					
34					
686	Date	Parts list for			
	POLYCORP	Parts List for Thin Disk Unit On Supply PCR A		Sheet /	0f /
		Chy Supply NCB A	W.	■ ⇒ 115€1 /	/ ا ن

				mrii	Iniar
1	UI ·	SN 74LS08		'	
2	V2, V6	SN744500	2		
3	<i>V</i> 3	SN 74LSO2	1		
14	V4, V9	SN74LS 04	⁻ 2	·	
5	U5	SN 744510	1		
6	V7	280A-CPU	/		
7	V B	MC 6809	1		
8	VIO	SN 74LS175	1		
9	VII	SN 741574	- 1		
10	V12-V19	all 200 nsec. MCM 6665 / TMS 4164 / M5K4164	- 8		
11	V20, U21, U23, V24, U25, U26	5N74L5157	6		-
12	, U2Z	SN 7415393	1		
13	U27	SN 74 LS 138	1		
14	V28	TM5 2532	1		
15	V29	MC 6840	1		
16	V30	MC 6854	1		
17	V31	1488	1		
18	<i>U</i> 32	1489	1		
19	<i>U</i> 33	SN741573	1		
20	(U31-U32) skts	14 pin DIL skt. 53-TG	2		
21	(U12- U19) skt	RIN ICN-163. 16 pin DIL skt 53-TG RIN ICN-246- 24 pin DIL skt 54-TG RIN ICN-286- 28 pin DIL skt 54-TG	. 8		
2-1	(U28) Skt	24 pin DIL skt 54-76	,		
23	(U29, U30) 3H	28 pm DILSH SU-TG	2		
25	(U7, V8) skt	UD pm. Samter IC-640-SGT	2	·	
26	R1, R2	1/K SFR25 2322-181-53102	2		
27	R3	1K2 SFR25 2322-181-53122	1		
28	R4	220 SFR25 2322-181-53221	1		
29	R5	27 SFR25 2322-181-53279			
'30	R6, NO-RZO	47 SFRZS 2322-181-53479			
31	R7, R8, R9, R21	3K3 SFRZ5 2322-181-53332	4		
32	francisco de la companya del companya de la companya del companya de la companya				
['] 33	Q1 .	8C557	,		
34			1 '		
»·····································	Date	Parts List for			
í	POLYCORP	280/6809 PCB Ass		Sheet /	of 7

		<u> </u>			cmru	101ar
	XI .	UMHZ	Series resonant crystal	/		
2			s .			
3	CI	100 pF	63 V Murah RD870	1		
<u>'4</u>	C2	39pF	636 "	ı		
5	<u>C3</u>	22MF.	16v ekuto. 2222-034-	1		
6 .7	C4,C5	56pF	63v MWah R0870	2		
·7	C10-C44	3	63v Seimen.	35		
8						
9	DI,D2	ושוטאן	}	2		
10						
11	Reset connector	M 40	30-2AG			
17	LED connector.	m uo	30-3AU	1		
	Netrok connecto	M 40	30-4AC	1		
14						
15	Edge connect.	M445	5-10AG)		
16	ii n	ž.	5-20AG	1		
17	Polarising Pin	M416	2/-/	(
18	PCB	820	706			
19						
20	·					
21						
27 23	:					
23						
25						
26						
27						
28						
29	·.					
30	. >					
31						
32						
33						
34						
	Date		Parts List for			
, .	POLYCORP		280/6809 PCB ASI		Sheet 2	of 2

			· · · · ·	toch	lotal
1	V12 ·	FD 1771 B-01	1		
2	V19	Mc 6050		-	
3	V16	MC 14538	1		
4	V6	MC1488	1		
5	VII	MC1489	1		
6	V9, V10	SN 742500	2		
7	V8	5N 74LS04	1		
8	V2	SN 741508	1		
9	V5	SN 741514	- 1		
10	U1, V3, U4	517438 (9322 414 60112)	3		
11	V17, U21	SN741574	2		
17	V20	SN74LS138	1		
,13	<i>V</i> 7	SN7425175	1		
14	V18	SN 74LS 191	_/		
15	V13	SN7415221	1		
16	<i>U14</i>	SN 7415393)		
17	VIS	SN7445640	. 1		
18	(V6, V11)	14 pin DIL skt s3-76	2		
19 20	(V19)	24 pin DIL skt 1 CN-206-	f		
	(VIZ)	40 pm DIL 5kt ICN-406-	1		
21	C2 ₁ C3	100pF63v Marata RD870	2		
27	C1 + unreterenced decoupling	0.1 p. + 63 v Seimers	14		
	C4	IMF 30 v Tantalum	1		
25	R1, R2, R3, R4, R5, R6	150sl 5FK25 2322-1-81-53/5/	6		
26	RI3	U702 " " 5347/	1		
27	R7	3K3 " "\$3332	1.		
28	RII	22k " " 53223	1		
29	R12	680K " " " 153684	1		
30	RIO ,	3M3 CR25 2322-211-12335	1		
31	R9	27K MR25 2322 15152703			
32	RV	33k " " " 53303			
33	RVI, RV2.	20K Ceimed Pot Spectral 635203	2		
34	C5	22p 63× Murata R0870	1		
,	<u>Date</u> 4/5/82	Parts List for			
)	POLYCORP	Disk Controlly PCB	`	Sheet /	of 2

			1		(cucn	iomi
4	RS232		8pin	walr M 4030	7-8AG	1		,
2	Bund rate		7	wal M 4030		1		
3	Edge con.		3	adje con M44		1		
14	i, n		4	edge con. MAU	1	1		
5	PCB		4	820302		1		
5	Band rate selector		4	M7859 G	1	1_		
7	Polarizing pin		M410			1		
8	Connective to drive	11.	A	lacs 609-5	007	1		
9		CANOCE OR		W JOH-50		l		
10			2	+ EL-2K		2		
11								
17								
13								
14	Bi	15 PCB						-
15			9 pin	nah M4030	7-9AG	2		
16			a '	walr M4030		2		
17			5 pin	wate M3003	3-5AG			
18								
19			PCB	82030L	,	1		
20								
21								
2								
23								
25								
26								
27								
28								
29								
30	>			And the state of t				
31		_					-	
32					A PERIOD AND AND AND AND AND AND AND AND AND AN			
33		· · · · · · · · · · · · · · · · · · ·						
34	NOTICE TO SERVICE TO S	-						
		Date 4/5/82"		Parts	List for			
•	POLYCORP			Disk Condrolle			Sheet 2	of 2

