

Computer Organization & Design

The Hardware/Software Interface

施青松

http://10.214.26.103 Email: zjsqs@zju.edu.cn



Background

It is very easy to design CPU IP Core!

It is not easy to design good CPU!

To design successfully is far more difficult than one!





课程地位

■考研统考课程之一

软件: 汇编语言→编译→ OS →算法语言→软件工程



硬件:数字电路→组成→硬件实现→接口→体系结构 软件专业

计算机专业





课程体系:三位一体、循序递进

立足基础、加强实践、服务专业、进入国际

- 数字逻辑课程: 计算机组成相关部件的设计基础
 - 组合电路设计、时序电路设计
- 计算机组成:设计简单RISC-CPU核

核心

- ALU部件
- 单周期实现、多周期实现简单的32位RISC-CPU
 - -写入FPGA,用实验板卡做测试验证。
- 计算机系统结构:设计流水线RISC-CPU核心提高



课程教材

Computer Organization & Design



计算机组成

—The Hardware/Software Interface

John L. Hennessy
Stanford University

David A. Patterson

California University, Bereley







如何学好这门课?----耕耘与收获

■ 孟子曰:

舜发于畎亩之中,傅说举于版筑之间,胶鬲举于鱼盐之中,管夷吾举于士,孙叔敖举于海,百里奚举于市。

- 故天将降大任于斯人也,必先苦其心志,劳其筋骨,饿 其体肤,空乏其身,行拂乱其所为,所以动心忍性,曾益 其所不能。
- 人恒过,然后能改。困于心,衡于虑,而后作。征于色,发于声,而后喻。入则无法家拂士,出则无敌国外患者,国恒忘。
- 然后知生于忧患,而死于安乐也。





成功的秘诀

出生

- 舜从田野之中被任用,傅说从筑墙工作中被举用,胶鬲从贩卖鱼盐的工作中被举用,管夷吾从狱官手里释放后被举用为相,孙叔敖从海边被举用进了朝廷,百里奚从市井中被举用登上了相位。
- 所以上天将要降落重大责任在这样的人身上,一定要道先使他的内心痛苦,使他的筋骨劳累,使他经受饥饿,以致肌肤消瘦,使他受贫困之苦,使他做的事颠倒错乱,总不如意,通过那些来使他的内心警觉,使他的性格坚定,增加他不具备的才能。
- 人经常犯错误,然后才能改正;内心困苦,思虑阻塞,然后才能有所作为;这一切表现到脸色上,抒发到言语中,然后才被人了解。在内(国内)如果没有坚持法度的世臣和辅佐君主的贤士,在外(国际)如果没有敌对国家和外患,此国便经常导致灭亡。
- 这就可以说明,忧愁患害可以使人生存,而安逸享乐 使人萎靡死亡。



课堂教学的作用

- 教学是双方互动的,不能一边倒。大学应素质教育为主,要鼓励学生在教师指导下的自学与动手。
- ■课堂教学作用是:引出知识及相关知识点,引导学生猎取知识的方向,分析知识的难点,学会分析讨论解决问题的途经,节省课余时间,提高自学的效率。
- ■学会'止于至善',知道'物极必反'
 - ★学之道,在明明德,在亲民,在止於至善。知止而後有定,定而後能静,静而後能安,安而後能虑,虑而後能得。物有本末,事有终始,知所先後,则近道矣。





课堂教学----实践的指导方针

- 注重知识的系统性、连贯性,强化实践能力
 - 立足组成,三位一体,从程序员角度俯视组成结构
 - 知其来路,又知其去路;知其然,知其所以然。
- 培养自主学习能力
 - 引出组成及相关知识的自主获取和消化方法
 - □ 力求充分体现培养学生硬件知识的自学方法
 - 引导猎取知识的方向,给出分析问题的途经
 - □ 节省课余时间,提高预习、复习、自学的效率。
- 启发式、鼓励式课堂交互
 - 引出关键问题,开展提问和讨论
 - 母 培养讨论,争论,辩论的学习气氛
 - ☞ 核心、重要知识点学生上台
 - *课程设计presentation





实验教学----知识的感性化

1	MIPS汇编模拟	(光盘)用软件进行汇编反汇编MIPS模拟机实现实验
2	硬件设计基础	Spartan实验板与ISE软件进行硬件设计基础实验
3	基本组件设计	MUX、寄存器组组件设计
4	ALU与ALU控制器	ALU设计实验,ALU控制器
5	R类型指令设计	单指令设计实现
6	CPU控制器	CPU控制器设计
7	单时钟数据通道	单时钟数据通道设计
8	多时钟数据通道	多时钟数据通道设计
9	微程序控制单元	微程序控制单元设计
10	微程序控制处理器	微程序控制数据通道设计
11	有限指令CPU设计	9条指令的IP核实现
12	MIPS处理器系统模拟	编写MIPS模拟执行

以实验课为准





考核

- ■平时 15%
 - 作业、阅读:光盘+一篇论文
- ■期中 15%(统一时间)
 - **☞ 5.4 A Simple Implementation Scheme**
- ■期末 70%
 - The all and the one
- ■英文试卷





Content at Classroom

- **Chapter One: Computer Abstractions and Technology**
- Chapter Two: Instructions: Language of the Computer
 - 2.1 Introduction
 - 2.2 Operations of the Computer Hardware
 - 2.3 Operands of the Computer Hardware
 - 2.4 Representing Instructions in the Computer

 - 2.5 Logical Operations2.6 Instructions for Making Decisions
 - 2.7 Supporting Procedures in Computer Hardware

 - 2.8 Communicating with People2.9 MIPS Addressing for 32-bit Immediates and Addresses
 - 2.10 Starting a Program

 - 2.11 How Compilers Optimize
 2.12 How Compilers Work: An Introduction
 - 2.13 A C Sort Example to Put It All Together
 - 2.14 Implementing an Object Oriented Language
 - 2.15 Arrays versus Pointers





Content at Classroom-2

Chapter Three: Arithmetic for Computers

- 3.1 Introduction
- 3.2 Signed and Unsigned Numbers
- 3.3 Addition and Subtraction
- 3.4 Multiplication
- 3.5 Division
- 3.6 Floating Point

Chapter Five: The Processor: Datapath and Control

- 5.1 Introduction
- 5.2 Logic Design Conventions
- 5.3 Building a Datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.7 Exceptions
- 5.8 Microprogramming: Simplifying Control Design 5.9 An Introduction to Digital Design Using a Hardware Design Language





Content at Classroom-3

- Chapter Seven: Large and Fast: Exploiting Memory Hierarchy
 - 7.1 Introduction
 - 7.2 The Basics of Caches
 - 7.3 Measuring and Improving Cache Performance
 - 7.4 Virtual Memory
 - 7.5 A Common Framework for Memory Hierarchies
- Chapter Eight: Storage, Networks, and Other Peripherals
 - 8.1 Introduction
 - 8.2 Disk Storage and Dependability
 - 8.3 Networks
 - 8.4 Buses: Connecting I/O Devices to Processor and Memory
 - 8.5 Interfacing I/O Devices to the Memory, Processor, and Operating System
 - 8.6 I/O Performance Measures: Examples from Disk and File Systems
 - 8.7 Designing an I/O System





Kernel

- How does Hardware support HLL?
- Arithmetic for Computers
- Datapath and Control
- Exploiting Memory Hierarchy
- Storage, Networks, and Other Peripherals





考研大纲 《计算机组成》课程分析





考查目标

- ■计算机学科专业基础综合考试涵盖
 - 罗数据机构(45分)
 - ☞计算机组成原理(45分)
 - ☞操作系统(35分)
 - ☞计算机网络(25分)

计组是最重要两门课程之一

■要求

- 一考生比较系统地掌握上述专业基础课程的概念、基本原理和方法
- 能够运用所学的基本原理和基本方法分析、判断和解 决有关理论问题和实际问题





考试形式和试卷结构

- 试卷满分及考试时间
 - ☞满分150分,考试时间180分钟(3小时)
- ■答题方式
 - ☞答题方式为闭卷、笔试
- ■试卷内容分布
 - ☞ 数据结构 45分
 - ☞ 计算机组成原理 45分
 - ☞操作系统 35分
 - ☞ 计算机网络 25分
- ■试卷题型结构
 - ☞ 单项选择题 80分(40小题,每小题2分)
 - 写综合应用题 70分

应用题**23.3**分 案

按比例,计组有45分:

选择题13.3题目26.7分

两种分配方案 如应用题20分,则选择题12.5道 如应用题25分,则选择题10道

应用题型:简答5分一个,问答10分一个,简单设计10分一个,复杂一些的设计15分



计算机组成原理

■考查目标

- 1. 理解单处理器计算机系统中各部件的内部工作原理、组成结构以及相互连接方式,具有完整的计算机系统的整机概念。
- 2. 理解计算机系统层次化结构概念,熟悉硬件与软件之间的界面,掌握指令集体系结构的基本知识和基本实现方法。
- 3. 能够运用计算机组成的基本原理和基本方法,对有关计算机 硬件系统中的理论和实际问题进行计算、分析,并能对一些 基本部件进行简单设计。
- 目标1:以MIPS为主,本课程主要介绍的是RISC,补充CISC处理器(X86) 后续微机原理课程主要介绍X86结构
- 目标2:这部分包括了汇编,本课程介绍RISC汇编,CISC汇编在微机原理课程介绍中;内容还涉及到部分计算机体系结构课程,后面有详述
- 目标3: 这部分涉及了数字电路知识,由逻辑与计算机设计基础课程介绍。



大知识点分析

- ■大纲涉及七大知识点
 - 一、计算机系统概述

本课程的大纲:

- 二、数据的表示和运算一、概述
- 三、存储器层次机构 二、MIPS汇编语言(属于RISC指令集)
- 四、指令系统
- 五、中央处理器(CPU) 三、计算机代数(含数的表示、ALU 设计)
- 六、总线

四、数据通道(含控制器)设计*

七、输入输出(I/O)系统五、存储层次


六、输入输出(含一小部分总线知识 点)

结论: 在大知识点上,

本课程覆盖大纲

*三中的ALU设计,加上四的控制器,合在一起就是中央处理器设计





Contents of Chapter 1

- 4 1.1 Introduction
- 1.2 Computer Language and Software System
- 1.3 Computer Hardware System
- 1.4 Integrated Circuits
- 1.5 Real Stuff: Manufacturing Pentium Chips
- 1.6 History of Computer Development

1.1 Introduction

- Computers have led to a third revolution for civilization
- The following applications used to be "computer science fiction"
 - Automatic teller machines
 - Computers in automobiles
 - Laptop computers
 - Human genome project
 - **World Wide Web**

- Tomorrow's science fiction computer applications
 - Cashless society
 - Automated intelligent highways
 - Genuinely ubiquitous computing:

 No one carries computers because they are available everywhere.

- Classes of Computer Applications and Their Characteristics

 - **⊗**Servers

- The influence of hardware on software
 - - Memory size was very small
 - Programmers must minimize memory space to make programs fast

- The hierarchical nature of memories
- The parallel nature of processors
- Programmers must understand computer organization more

- Brief introduction to this course
 - The internal organization of computers and its influence on the performance of programs
 - The hierarchy of software and hardware
 - How are programs written in high-level language translated into the language of the hardware, and how does it run?
 - What is the interface between the software and the hardware, and how does software instruct the hardware to perform?
 - What determines the performance of a program, and a programmer improve the performance?
 - What techniques can used to improve performance?


- Brief introduction to Chapter 1
 - Regional Basic ideas and definitions
 - Major components of software and hardware
 - Introduction to integrated circuits
 - Technology that fuels the computer revolution

Where is the performance bottleneck?

Hardware or software component	How this component affects performance	Where is this topic covered?
Algorithm	Determines both the number of source-level statements and the number of I/O operations executed	Other books!
Programming language,compiler, and architecture	Determines the number of machine instructions for each source-level statements	Chapter 2 and 3
Processor and memory system	Determines how fast instructions can be executed	Chapter 5,6 and 7
I/O system(hardware and operating system)	Determines how fast I/O operations may be executed	Chapter 8

1.2 Below Your Program From a High-Level Language to the Language of Hardware

A simplified view of hardware and software as hierarchical layers



Problem:

should we really place compilers in the systems software level?

Hierarchical layers

Some terms

- Machine language
 - Computers only understands electrical signals
 - Reasiest signals: on and off

 - Very tedious to write
- Assembly language
 - Symbolic notations ex. add A, B
 - The assembler translates them into machine instruction
 - Register Programmers have to think like the machine

- High-level programming language
 - Notations more closer to the natural language ex. A + B


 - Subroutine library ---- reusing programs
 - Advantages over assembly language
 - Programmers can think in a more natural language
 - Improved programming productivity
 - Programs can be independent of hardware

- Categorize software by its use
 - Systems software ---- aimed at programmers
 - Applications software ---- aimed at users
- Operating System
 - Handing basic input and output operations
 - Allocating storage and memory
 - Providing for sharing the computer among multiple applications using it simultaneously
- Compiler
 - Translation of a program written in HLL

From a High-Level Language to the Language of Hardware


High-level language program (in C)

```
swap(int v[], int k)
{int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```



The process of compiling and assembling


Assembly language program (for MIPS)





Binary machine language program (for MIPS)

An example of the decomposability of computer systems




1.3 Under the Covers Computer Hardware System

- Mouse
 - The mechanical version




- The ball makes contact with an x-wheel and a y-wheel
- Decide the distance and direction the mouse moves according to the rotation of wheels
- - Better orientation and better precision




Display

- CRT (raster cathode ray tube) display
 - Scan an image one line at a time, 30 to 75 times / s
 - ❖ Pixels and the bit map, 512×340 to 1560×1280
 - The more bits per pixel, the more colors to be displayed
- - Thin and low-power
 - The LCD pixel is not the source of light
 - Rod-shaped molecules in a liquid that form a twisting helix that bends light entering the display

- Hardware support for graphics ---- raster refresh buffer (frame buffer) to store bit map
- Goal of bit map ---- to faithfully represent what is on the screen



Raster scan CRT display



Motherboard and the hardware on it

Motherboard

- Thin, green, plastic, covered with dozens of small rectangles which contain integrated circuits (chips)
- Three pieces: the piece connecting to the I/O devices, memory, and processor

Memory

- Place to keep running programs and data needed
- Each memory board contains some integrated circuits
- DRAM and cache

Central Processor unit ----CPU

- Add numbers, tests numbers, signals I/O devices to activate, and so on
- CPU (central processor unit)

Datapath

The component of processor that performs arithmetic operations


Control


The component of processor that commands the datapath, memory, and I/O device according to the instructions of the program

Motherboard




Inside the processor chip






The five classic components of a computer



Close-up of PC motherboard






Important concept:

Virtual machine

Abstractions

- software instruction set
- Call Lower-level details are hidden to higher levels
- lnstruction set architecture ---- the interface between hardware and lowest-level software
- Many implementations of varying cost and performance can run identical software



- A safe place for data ---- secondary memory
 - Main memory is volatile
 - Secondary memory is nonvolatile
 - Magnetic disk
 - Rotating platter coated with a magnetic material
 - Floppy disk
 - Register Flexible mylar substance

 - Removable
 - Hard disk
 - Metal

 - Rotate on a spindle at 3600 to 7200 r.p.m.
 - Read/write head and movable arm
 - Slower than DRAM, but cheaper for a given storage unit

- Magnetic tape
- Communicating with Other Computer
 -----Computer network
 - Communication----Information is exchanged
 - Resource sharing
 - Nonlocal access
 - **CALAN** (local area network): Ethernet network


1.4 Real Stuff: Manufacturing Pentium 4 Chips

Semicoductor Integrated Circuits


Relative performance / unit cost of technologies used in computers

Year	Technology used in computers	Relative performance / unit cost	
1951	Vacuum tube	1	
1965	Transistor	35	
1975	Integrated Circuit	900	
1995	Very large-scale	2,400,000	
	integrated Circuit		

Growth of capacity per DRAM chip over time




The semiconductor silicon and the chip manufacturing process




Manufacturing Pentium 4 Chips

Major blocks of a Pentium Pro die




Digital circuits vs Computer organization

- Digital circuit
 - General circuits that controls logical event with logical gates (Hardware)



- Computer organization
 - Special circuits that processes logical action with instructions (Software)



1.5 History of Computer Development

- The first electronic computers
 - - J. Presper Eckert and John Mauchly
 - Publicly known in 1946
 - ❖ 30 tons, 80 feet long, 8.5 feet high, several feet wide
 - 18,000 vacuum tubes
 - - John von Neumann's memo about stored-program computer
 - von Neumann Computer

- € EDSAC (Electronic Delay Storage Automatic Calculator)
 - Operational in 1949
 - First full-scale, operational, stored-program computer in the world
- Other computers(omitted)
- Harvard architecture:

 Program memory and data memory are independent.


- Commercial Developments
 - Reckert-Mauchly Computer Corporation
 - ❖ Formed in 1947
 - \$1 million for each of the 48 computers
 - - First one, the IBM 701, shipped in 1952
 - Investing \$5 billion for System/360 in 1964
 - - ❖ The first commercial minicomputer PDP-8 in 1965
 - Low-cost design, under \$20,000
 - - The first supercomputer, built in 1963

- Cray Research, Inc.

 - The fastest, the most expensive, the best performance/cost for scientific programs.
- Personal computer
 - Apple II
 - ❖ In 1977
 - Low cost, high volume, high reliability
 - - Announced in 1981
 - Best-selling computer of any kind
 - Microprocessors of Intel and operating systems of Microsoft became popular

Computer Generations

- - 1950-1959, vacuum tubes, commercial electronic computer
- Second generation
 - 1960-1968, transistors, cheaper computers
- Third generation
 - ❖ 1969-1977, integrated circuit, minicomputer
- Fourth generation
 - 1978-1997, LSI and VLSI, PCs and workstations
- Refifth generation
 - ◆ 1998-?, micromation and hugeness




Computer Organization & Design

The Hardware/Software Interface

施青松

http://zjsqs.hzs.cn

Email: zjsqs@zju.edu.cn



Contents of Chapter 2

- 2.1 Introduction
- 2.3 Operands of the Computer Hardware
- Representing Instructions in the Computer
- 2.5 Logical Operation
- 2.6 <u>Instructions for Making Decisions</u>
- 2.7 Supporting Procedures in Computer Hardware
- 2.8 Communicating with People
- 2.9 MIPS Addressing for 32 Bit Immediates and Addresses

- 2.10 Translanting and starting a Program
- * 2.11 *How Compilers Optimize
- 2.12 *How Compilers Work
- 2.13 A C Sort Example to Put It All together
- 2.14 *Implementing an Object-Oriented Language
- 2.15 Arrays Versus Pointers
- 2.16 Real Stuff: IA-32 Instructions
- 2.17 Fallacies and Pitfalls
- 2.18 <u>Concluding Remarks</u>

2.1 Introduction

- Language of the machine
 - Instructions
 - Instruction set
- Design goals
 - Maximize performance
 - Minimize cost
 - Reduce design time
- Our chosen instruction set: MIPS
 - Similar to other ones developed since the 1980's
 - Used by NEC, Nintendo, Silicon Graphics, Sony

2.2 Operations of the Computer Hardware

- Every computer must be able to perform arithmetic
 - Only one operation per instruction
 - Exactly three variables add a,b,c a←b+c
- Design Principle 1
 - Simplicity favors regularity
- Example 2.1 Compiling two simple C statements

$$a = b + c;$$

 $d = a - e;$

add a, b, c

- e;

sub d, a, e

αMIPS code:

Example 2.2 Compiling a complex C statement

C code:

$$f = (g + h) - (i + j);$$

MIPS code:

```
add t0, g, h
add t1, i, j
sub f, t0, t1
```

temporary variable t0 contains g + h
temporary variable t1 contains i + j
f gets t0 - t1

MPIS assembly language

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	add a,b,c	a←b+c	Always three operand
	subtract	sub a,b,c	a←b-c	Always three operand

2.3 Operands of the Computer Hardware

Register Operands

- Arithmetic instructions operands must be registers
- □ Difference between the variables of a programming
 - Registers is limited number of

 - 32 bits for each register in MIPS

Design Principle 2

- MIPS convention for registers

and Java

- \$t0, \$t1, ... for temporary registers for compiler

Example 2.3 Compiling a C statement using registers

C code

$$f = (g + h) - (i + j);$$


MIPS code

```
add $t0, $s1, $s2 # $t0 contains g + h
add $t1, $s3, $s4 # $t1 contains i + j
sub $s0, $t0, $t1 # f gets $t0 - $t1
```

Memory operands

- Save complex data structures
 - Arrays and structures
- Data transfer instructions

 - Store: from register to memory; store word(sw)
- Memory addresses and contents at those locations



Example 2.4 Compiling with an operand in memory

C code:

```
g = h + A[8]; // A is an array of 100 words
(Assume: g ---- $s1  h ---- $s2  base address of A ---- $s3)
```

MIPS code:

```
lw $t0, 8($s3) # temporary reg $t0 gets A[8] add $s1, $s2, $t0 # g = h + A[8]
```

- Offset: the constant in a data transfer instruction $\rightarrow 8(\$s3)$
- Base register: the register added to form the address
- Byte addressing

 \rightarrow 8(\$s3)

- Alignment restriction
 - Addresses of words are multiples of 4 in MIPS

Software/hardware interface Compiler allocates data structures to memory Compiler associating variables with registers Actual MIPS memory addresses and contents

100 10 Registers 101 0 Address Data Processor Memory

The offset to be added to \$s3 in Example 2.4 must be 4×8

Example 2.5 Compiling using load and store

C code:

```
A[12] = h + A[8]; // A is an array of 100 words (Assume: h ---- $s2 base address of A ---- $s3)
```

MIPS code:

```
lw $t0, 32($s3) # temporary reg $t0 gets A[8]
add $t0, $s2, $ t0 # temporary reg $t0 gets h + A[8]
sw $t0, 48($s3) # stores h + A[8] back into A[12]
```

Example 2.6 Compiling using a variable array index

```
C code: g = h + A[i]; 	 // A \text{ is an array of } 100 \text{ words}  (Assume: g, h, i ----- $s1, $s2, $s4 base address of A ---- $s3)  

MIPS code: add 	 $t1, $s4, $s4 	 # \text{ temp reg } $t1 = 2 * i  add 	 $t1, $t1, $t1 	 # \text{ temp reg } $t1 = 4 * i  add 	 $t1, $t1, $t3 	 # $t1 = \text{address of } A[i] \text{ } (4 * i + $s3)  lw 	 $t0, 0($t1) 	 # \text{ temp reg } $t0 = A[i]  add 	 $s1, $s2, $t0 	 # g = h + A[i]
```

Spilling registers:

Putting less commonly used variables(or those needed later) into memory.

Constant or immediate Operands

- Many time a program will use a constant in an operation
 - Incrementing index to point to next element of array
 - Add the constant 4 to register \$s3
 - Assuming AddrConstants 4 is address pointer of constant 4

\$s1-

```
lw $t0, AddrConstant4($s1) # $t0=constant 4
add $s3, $s3, $t0 #$s3=$s3+$t0($t0==4)
```

- - Avoids the load instruction
 - Offer versions of the instruction addi \$s3, \$s3, 4 #\$s3= \$s3+ 4

Design Principle 3

Make the common case fast: (why?)

Constant operands occur frequently it is very common Loading them from memory is very slow

MIPS operands

p59

Name	Example	Comments
32 register	\$s0,\$s1 \$t0, \$t1	Fast locations for data. In MIPS, data must be in registers to perform arithmetic.
2 ³⁰ memory words	Memory[0], Memory[4],, Menory[4294967292]	Accessed only by data transfer instructions in MIPS. MIPS uses byte addr., so sequential word addr. Differ by 4. Memory holds data structures, arrays, and spilled registers.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
	add	add \$s1,\$s2,\$s3	\$s1=\$s2 + \$s3	Three register operands
Arithmetic	subtract	sub \$s1,\$s2,\$s3	\$s1=\$s2 - \$s3	Three register operands
	Add immediate	addi \$s1,\$s2,100	\$s1=\$s2+100	Used to add constants
Data transfer	load word	lw \$1, 100(\$s2)	\$s1=Memory[\$s2+100]	Data from memory to register
	store word	sw \$s1, 100(\$s2)	Memory[\$s2+100]=\$s1	Data from register to memory

2.4 Representing Instructions in the Computer ----Instruction Format

- All information in computer consists of binary bits
- Mapping registers into numbers
 - Map registers \$s0 to \$s7 onto registers 16 to 23
 - Map registers \$t0 to \$t7 onto registers 8 to 15
- Example 2.7 Translating assembly into machine instruction
 - MIPS code

add \$t0, \$s1, \$s2

Sometime use Hex!

Decimal version of machine code

0 | 17 | 18 | 8 | 0 | 32

Binary version of machine code

000000 | 10001 | 10010 | 01000 | 00000 | 100000

6 bits 5 bits 5 bits 5 bits 6 bits

MIPS fields (format)

R-type or R-format



Must bear in mind!

- Region: ±2¹⁵
- op: basic operation of the instruction, traditionally called the opcode.
- rs: the first register source operand.
- rt. the second register source operand.
- rd: the register destination operand.
- shamt. shift amount.
- funct. function, this field selects the specific variant of the operation in the op field.

- Design Principle 3
- All instructions in MIPS have the same length
 - Conflict: same length ←--→ single instruction

Example 2.8 Translating assembly into machine instruction C code:

```
A[300] = h + A[300];
(Assume: h ---- $s2 base address of A ---- $t1)
```

MIPS assembly code:

```
lw $t0, 1200($t1) # temporary reg $t0 gets A[300]
add $t0, $s2, $t0 # temporary reg $t0 gets h + A[300]
sw $t0, 1200($t1) # stores h + A[300] back into A[300]
```

MIPS machine language code:

♦ De	ecimal vers	sion	address/			
	op	rs	rt	rd	shamt	funct
lw	35	9	8	1336	1200	200
add	0	18	8	8	0	32
SW	43	9	8		1200	

Binary version

Note the only difference of the first and last instructions!

- Two key principles of today's computers
 - Instructions are represented as numbers
 - Programs can be stored in memory like numbers



Stored-program concept

Processor

Memory

Accounting program (machine code)

Editor program (machine code)

C compiler (machine code)

Payroll data

Book text

Source code in C for editor program

MIPS operands, assembly and machine language p67

Name	Exam	ple		Comments			5				
32 register	\$s0,\$s1,\$s7 \$t0, \$t1,\$t7				Fast locations for data. In MIPS, data must be in registers to perform arithmetic. Registers \$s0-\$s7 map to 16-23 and \$t0-\$t7 map to 8-15.						
2 ³⁰ memory words	Memory[0], Memory[4],, Menory[4294967292]			ad	Accessed only by data transfer instructions in MIPS. MIPS uses byte addr., so sequential word addr. Differ by 4. Memory holds data structures, arrays, and spilled registers.						
Category	Instru	ıctio	n E	xam	ple		Mea	ning			Comments
	add add			dd \$s1	,\$s2,\$s	s3	\$s1=	\$s2 + \$	s3		Three register operands
Arithmetic	subtract sub		ub \$s1	\$s1,\$s2,\$s3		\$s1=\$s2 - \$s3			Three register operands		
1-12	Add im	media	ate a	ddi \$s´	i \$s1,\$s2,100				Used to add constants		
Data transfer	load word		v \$1, 1	\$1, 100(\$s2)		\$s1=Memory[\$s2+100]		+100]	Data from memory to register		
Data transiei	store word sw			w \$s1,	\$s1, 100(\$s2) Memory[\$s2+100]=\$s1]=\$s1	Data from register to memory			
Name	Form	at			Exa	mpl	е			Con	nment
add	R		0	18	19	17	C) 3	32	add \$	s1, \$s2, \$s3
sub	R		0	18	19	17	17 0 34 sub \$s1, \$s2, \$s3		s1, \$s2, \$s3		
addi	I		8	18	17	7 100			addi \$s1,\$s2,100		
lw	I		35	18	17 100			lw \$s1, 100(\$s2)			
sw	I		43	18	17	17 100		sw \$s1, 100(\$s2)		s1, 100(\$s2)	
Field size		6bits	5bits	5bits	bits 5bits 5bits 6bits A			All	MIPS i	instruction 32 bits	
R-format	R	ор	rs	rt	rd	sl	namt	funct	Ari	thmeti	ic instruction format
I-format	I	ор	rs	rt	rt address			Dat	ta tran	sfer ,branch format	

2.5 Logical Operation

Operating some bits within word or individual bit

Logic operations	C operators	Java operators	MIPS instructions
Shift left	< <	< <	sll
Shift right	> >	> > >	srl
Bit-by-bit AND	&	&	And, andi
Bit-by-bit OP		-1 Bank	Or, ori
Bit-by-bit NOT	~	~	nor

Shift operator

Move all the bits in a word to left or right, filling emptied bits with 0

 \bigcirc Shifting left by *i* is same result as multiplying by 2^{i}

 $0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1001 \qquad (9)_{10}$

Shift left 4

 $0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1001\ 0000$ $(9 \times 16 = 144)_{10}$

sll \$t2, \$s0, 4 #reg \$t2=reg \$s0<<4 bit

op	rs	rt	rd	shamt	funct
0	0	16	10	4	0

AND operator

```
≪It is bit-by-bit
```

*Result=1: both bits of the operands are 1

\$t2:

0000 0000 0000 0000 0000 1101 0000 0000

\$t1:

0000 0000 0000 0000 0011 1100 0000 0000

and \$t0, \$t1, \$t2 #reg \$t0=reg \$t1 & reg \$t2

Result:

OR operator

```
≪It is bit-by-bit
```

```
❖ Result=1 : either bits of the operands is 1
```

\$t2:

0000 0000 0000 0000 0000 1101 0000 0000

\$t1:

0000 0000 0000 0000 0011 1100 0000 0000

or \$t0, \$t1, \$t2

#reg \$t0=reg \$t1 | reg \$t2

Result:

0000 0000 0000 0000 0011 1101 0000 0000

* NOR operator

```
○NOT(A OR B)
```

A NOR 0 = NOT(A OR 0) = NOT(A)

\$t1:

0000 0000 0000 0000 0011 1100 0000 0000

\$t3:

0000 0000 0000 0000 0000 0000 0000 0000

nor \$t0, \$t1, \$t3 #reg \$t0=~(reg \$t1 | reg \$t3)

Result:

MIPS operands

Name	Example	Comments
32 register	\$s0,\$s1,\$s7 \$t0, \$t1,\$t7	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. Registers \$s0-\$s7 map to 16-23 and \$t0-\$t7 map to 8-15.
2 ³⁰ memory words	Memory[0], Memory[4],, Menory[4294967292]	Accessed only by data transfer instructions in MIPS. MIPS uses byte addr., so sequential word addr. Differ by 4. Memory holds data structures, arrays, and spilled registers.

MIPS assembly language

Category	Instruction	Example	Meaning	Comments
	add	Add \$s1,\$s2,\$s3	\$s1=\$s2 + \$s3	Three register operands
Arithmetic	subtract	Sub \$s1,\$s2,\$s3	\$s1=\$s2 - \$s3	Three register operands
	Add immediate	addi \$s1,\$s2,100	\$s1=\$s2+100	+constants; overflow detected
Data transfer	load word	lw \$1, 100(\$s2)	\$s1=Memory[\$s2+100]	Data from memory to register
Data transfer	store word	sw \$s1, 100(\$s2)	Memory[\$s2+100]=\$s1	Data from register to memory
	and	and \$s1,\$s2,\$s3	\$s1=\$s2 & \$s3	three reg. operands;bit-by-bit AND
	or	or \$s1,\$s2,\$s3	\$s1=\$s2 \$s3	three reg. operands;bit-by-bit OR
	nor	nor \$s1,\$s2,\$s3	\$s1=~(\$s2 \$s3)	three reg. operands;bit-by-bit NOR
logical	and immediate	addi \$s1,\$s2,100	\$s1=\$s2 & 100	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,100	\$s1=\$s2 100	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1=\$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1=\$s2 >> 10	Shift right by constant

2.6 Instructions for making decisions

Branch instructions

- ⇔ beq register1, register2, L1
- one register1, register2, L1
- Example 2.9 Compiling an if statement to a branch (Assume: f ~ j ---- \$s0 ~ \$s4)

```
if (i == j) goto L1;
f = g + h;
L1: f = f - i;
```

MIPS assembly code:

```
beq $s3, $s4, L1 # go to L1 if i equals j add $s0, $s1, $s2 # f = g + h (skipped if i equals j) L1: sub $s0, $s0, $s3 # f = f - i (always executed)
```

Example 2.10

Compiling if-then-else into Conditional Branches

```
(Assume: f \sim j ---- $s0 \sim $s4)
```

C code:

MIPS assembly code:

```
bne $s3, $s4, Else # go to Else if i \neq j add $s0, $s1, $s2 # f = g + h (Executed if i = j if)

j Exit # go to Exit
```

 $i \uparrow j$

F=g-h

F=g+h

Else: sub \$s0,\$s1,\$s2 # f = g - h (Executed if i \ne j else)

Exit: # the first instruction of the next C statement

Supports LOOPs

Example 2.11 Compiling a loop with variable array index

```
(Assume: g ~ j ---- $s1 ~ $s4 base of A[i] ---- $s5)
```

C code:

```
Loop: g = g + A[i]; // A is an array of 100 words i = i + j; if (i != h) goto Loop;
```

MIPS assembly code:

```
Loop: add $t1, $s3, $s3 # temp reg $t1 = 2 * i add $t1, $t1, $t1 # temp reg $t1 = 4 * i add $t1, $t1, $s5 # $t1 = address of A[i] lw $t0, 0($t1) # temp reg $t0 = A[i] add $s1, $s1, $t0 # g = g + A[i] add $s3, $s3, $s4 # i = i + j bne $s3, $s2, Loop # go to Loop if i != h
```

Example 2.12 Compiling a while loop

```
( Assume: i ~ k---- $s3 ~ $s5 base of save ---- $s6 )
```

C code:

```
while (save[i] = = k)

i = i + j;
```

MIPS assembly code:

```
add $t1, $s3, $s3
                                # temp reg $t1 = 2 * i
Loop:
                                # temp reg $t1 = 4 * i
          add $t1, $t1, $t1
                                #$t1 = address of save[i]
          add
               $t1, $t1, $s6
          lw
               $t0, 0($t1)
                                \# \text{ temp reg } \$t0 = \text{save}[i]
               $t0, $s5, Exit
                                 # go to Exit if save[i] != k
          bne
                               # i = i + j
          add
                $s3, $s3, $s4
                                # go to Loop
                Loop
```

Exit:

Most popular Compare Operation ---- set on less than : slt

- set on less than----slt
 - If the first reg. is less than second reg. then sets third reg to 1 slt \$t0, \$s3, \$s4 # \$t0=1 if \$s3 < \$s4</p>
- Example 2.13 Compiling a less than test
 (Assume: a ---- \$s0 b ---- \$s1)

```
if (a < b), goto Less
```

MIPS assembly code:


```
slt $t0, $s0, $s1 #$t0 gets 1 if $s0 < $s1 (a < b)
bne $t0, $zero, Less # go to Less if $t0 != 0 (that is, if a < b)
```

Hold out Case/Switch

- used to select one of many alternatives
- Example 2.14

```
Compiling a switch using jump address table
 (Assume: f ~ k ---- $s0 ~ $s5  $t2 contains 4)
C code:
     switch (k) {
             case 0: f = i + j; break; /* k = 0 */
             case 1: f = g + h; break; /* k = 1 */
             case 2: f = g - h; break; /* k = 2 */
             case 3: f = i - j; break; /* k = 3 */
```

Jump register & jump address table



MIPS assembly code:

t1 = t4 + 4 * k:

L0:address

L1:address

L2: address

L3:address

```
$t3, $s5, $zero
                                             \# test if k < 0
                    slt
                    bne $t3, $zero, Exit
                                             \# if k < 0, go to Exit
                                             # test if k < 4
                    slt
                         $t3, $s5, $t2
                    beq $t3, $zero, Exit
                                             \# if k \ge 4, go to Exit
                                             \# \text{ temp reg } \$t1 = 2 * k (0 <= k <= 3)
                    add $t1, $s5, $s5
                                             \# temp reg \$t1 = 4 * k
                    add $t1, $t1, $t1
                                             # $t1 = address of JumpTable[k]
                    add $t1, $t1, $t4
                         $t0, 0($t1)
                                             # temp reg $t0 = JumpTable[k]
                    lw
                         $t0
                                             # jump based on register $t0
                    jr
jump address table
                     L0:
                          add
                                 $s0, $s3, $s4
                                                    \# k = 0 so f gets i + j
                                                    # end of this case so go to Exit
                                Exit
                          add $s0, $s1, $s2
                     L1:
                                                    \# k = 1 so f gets g + h
                                Exit
                                                    # end of this case so go to Exit
                          sub $s0, $s1, $s2
                     L2:
                                                    \# k = 2 so f gets g - h
                                                    # end of this case so go to Exit
                                Exit
                     L3:
                          sub $s0, $s3, $s4
                                                    \# k = 3 so f gets i - j
                                 Exit:
                                                   # end of switch statement
```

- Important conception-----basic block
 - A sequence of instructions without branches (except possibly at end) and without branch target or branch lables (except possibly at the beginning)

2.7 Supporting Procedures in Computer Hardware

- Procedure/function be used to structure programs
 - A stored subroutine that performs a specific task based on the parameters with which it is provided
 - easier to understand, allow code to be reused
 - Six step
 - 1. Place Parameters in a place where the procedure can access them
 - 2. Transfer control to the procedure
 - 3. Acquire the storage resources needed for the procedure
 - Perform the desired task
 - Place the result value in a place where the calling program can access it
 - 6. Return control to the point of origin

- Registers for procedure calling

 - \$v0 ~ \$v1: two value registers to return values
 - \$ra: one return address register to return to origin point
- Instruction for procedures: jal (jump-and-link)

```
Caller jal ProcedureAddress
```

Callee jr \$ra

PC+4→\$ra

- Using more registers
 - Stack: ideal data structure for spilling registers
 - Push, pop
 - Stack pointer (\$sp)

Special registers

Example 2.15 Compiling a leaf procedure

```
( Assume: g \sim j ---- \$a0 \sim \$a3  f ---- \$s0)

C code:

int leaf_example (int g, int h, int i, int j)

{

int f;

f = (g + h) - (i + j);

return f;

Save value

High address

($t1)

($t0)

($s0)
```

MIPS assembly code:


Return value

```
sub $sp, $sp,12
sw $t1, 8($sp)
sw $t0, 4($sp)
sw $s0, 0($sp)
# adjust stack to make room for 3 items
# These three instructions save three
# register $t1,$t0,$s0
# Let's consider why it need to be done.
```

```
# register $t0 contains g + h
     $t0, $a0, $a1
add
     $t1, $a2, $a3
                     # register $t1 contains i + j
add
                     \# f = \$t0 - \$t1, which is (g + h) - (i + j)
     $s0, $t0, $t1
sub
     v0, s0, sero \# returns f ( v0 = s0 + 0)
add
1w ↑ $s0, 0($sp)
                     # restore register $s0 for caller
lw $t0, 4($sp)
                     # restore register $t0 for caller
lw $t1, 8($sp)
                     # restore register $t1 for caller
add $sp, $sp, 12
                     # adjust stack to delete 3 items
                     # jump back to calling routine
     $ra
jr
```

- But maybe some of the three are not used by the caller.So,this way might be inefficient.
 - - \$t0 ~ \$t9: 10 temporary registers, not preserved
 - ♦ \$s0 ~ \$s7: 8 saved registers, must be preserved

The values of the stack pointer and stack before, during and after procedure call in Example 2.15



- **™**Conflict over the use of register both
- **™**Push all the registers to stack
 - Caller: pushes \$a0~\$a3 or \$t0~\$t9
 - *Callee: pushes \$ra (return address) and \$s0~\$s7

Nested Procedures

```
( Assume: n ---- $a0 )
C code for n!
  int fact (int n)
      if (n < 1) return (1);
         else return (n * fact(n - 1));
MIPS assembly code
   fact: sub $sp, $sp, 8
                                   # adjust stack for 2 items
         sw $ra, 4($sp)
                                   # save the return address
         sw $a0, 0($sp)
                                  # save the argument n
         slt $t0, $a0, 1
                                   # test for n < 1
        beq
                                   \# if n >= 1, go to L1(else)
              $t0, $zero, L1
         add $v0, $zero, 1
                                   # return if n <1
         add $sp, $sp, 8 # Recover $sp (Why not recover $ra and $a0 ?)
        jr
             $ra
                                   # return to after jal
```

```
\# n >= 1: argument gets (n - 1)
L1: sub $a0, $a0, 1
                                  # call fact with (n - 1)
    jal
         fact
         $a0, 0($sp)
                                # return from jal: restore argument n
    lw $ra, 4($sp)
                               # restore the return address
    add $sp, $sp, 8
                               # adjust stack pointer to pop 2 items
    mul $v0, $a0, $v0
                               # return n*fact (n - 1)
                               # return to the caller
    jr
          $ra
```

- Why \$a0 is saved? Why \$ra is saved?
- Preserved things across a procedure call Saved registers (\$s0 ~ \$s7), stack pointer register (\$sp), return address register (\$ra), stack above the stack pointer
- Not preserved things across a procedure call Temporary registers (\$t0 ~ \$t9), argument registers (\$a0 ~ \$a3), return value registers (\$v0 ~ \$v1), stack below the stack pointer

Stack allocation before, during and after procedure call High address \$fp \$fp \$sp \$sp \$fp Saved argument registers (if any) Saved return address Saved saved registers (if any) Local arrays and structures (if any) \$sp

b.

Low address

a.


- Storage class of C variables
 - automatic
 - static
- Procedure frame and frame pointer (\$fp)

 - automatic
- Global pointer (\$gp)
 - static


Allocating Space for New Data on the Stack

- Procedure frame/activation record
 - The segment of stack containing a procedure's saved registers and local variables

A value denoting the location of saved register and local variables for a given procedure



Allocating Space for New Data on the Heap



MIPS operands

Name	Example	Comment
32 registers	\$s0-\$s7,\$t0-\$t9. \$zero,\$a0-\$a3,\$v0- \$v1,	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. \$gp(28) is the global pointer, \$sp(29) is the stack pointer, \$fp(30) is the frame pointer, and \$ra(31) is the return address.
2 ³⁰ memory words	Memory[0] Memory[4] Memory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers, such as those saved on procedure calls.

Name	Register no.	Usage	Preserved on call	
\$zero	0	The constant value 0	n,.a.	
\$v0-\$v1	2-3	Values for results and expression evaluation	no	
\$a0-\$a3	4-7	Arguments	no	
\$t0-\$t7	8-15	Temporaries	no	
\$s0-\$s7	16-23	Saved	yes	
\$t8-\$t9	24-25	More temporaries	no	
\$gp	28	Global pointer	yes	
\$sp	29	Stack pointer	yes	
\$fp	30	Framer pointer	yes	
\$ra	31	Return address	yes	

MIPS assembly language p89

Category	Instruction	Example	Meaning	Comments
Arithmetic	add	Add \$s1,\$s2,\$s3	\$s1=\$s2 + \$s3	Three register operands
Antimietic	subtract	Sub \$s1,\$s2,\$s3	\$s1=\$s2 - \$s3	Three register operands
Data transfer	load word	lw \$1, 100(\$s2)	\$s1=Memory[\$s2+100]	Data from memory to register
Data transier	store word	sw \$s1, 100(\$s2)	Memory[\$s2+100]=\$s1	Data from register to memory
	and	and \$s1,\$s2,\$s3	\$s1=\$s2 & \$s3	three reg. operands;bit-by-bit AND
100	or	or \$s1,\$s2,\$s3	\$s1=\$s2 \$s3	three reg. operands;bit-by-bit OR
1.3	nor	nor \$s1,\$s2,\$s3	\$s1=~(\$s2 \$s3)	three reg. operands;bit-by-bit NOR
logical	and immediate	addi \$s1,\$s2,100	\$s1=\$s2 & 100	Bit-by-bit AND reg with constant
	or immediate	ori \$s1,\$s2,100	\$s1=\$s2 100	Bit-by-bit OR reg with constant
	shift left logical	sll \$s1,\$s2,10	\$s1=\$s2 << 10	Shift left by constant
	shift right logical	srl \$s1,\$s2,10	\$s1=\$s2 >> 10	Shift right by constant
	branch on equal	beq \$s1,\$s2,L	If(\$s1==\$s2) go to L	Equal test and branch
	branch not eaqal	bne \$s1,\$s2,L	If(\$s1!=\$s2) go to L	Not equal test and branch
Conditional branch	set on less than	slt \$s1,\$s2,\$s3	If(\$s2<\$s3) \$s1=1 Else \$s1=0	Compare less than;used with beq, bne
	set on less than immediate	slt \$s1,\$s2100	If(\$s2<100) \$s1=1 Else \$s1=0	Compare less than immediate; used with beq, bne
	jump	j L	go to L	Jump to target address
Uncondition- al jump	jump register	jr \$ra	go to \$ra	For procedure return
al julip	jump and link	jal L	\$ra=PC+4; go to L	For procedure call

MIPS machine language

Name	Format			Exa	ımple			Comment
add	R	0	18	19	17	0	32	add \$s1, \$s2, \$s3
sub	R	0	18	19	17	0	34	sub \$s1, \$s2, \$s3
lw	1	35	18	17	4	100	16.	lw \$s1, 100(\$s2)
sw	I	43	18	17		100		sw \$s1, 100(\$s2)
and	R	0	18	19	17	0	36	and \$s1, \$s2, \$s3
or	R	0	18	19	17	0	37	or \$s1, \$s2, \$s3
nor	R	0	18	19	17	0	39	nor \$s1, \$s2, \$s3
addi	I	12	18	17		100		addi \$s1, \$s2,100
ori	I	13	18	17		100		ori \$s1, \$s2,100
sll	R	0	0	18	17	10	0	sll \$s1, \$s2,10
srl	R	0	0	18	17 10 2 srl \$s1, \$s2,10		srl \$s1, \$s2,10	
beq	I	4	17	18	25 beq \$s1, \$s2,100		beq \$s1, \$s2,100	
bne		5	17	18		25	X	bne \$s1, \$s2,100
slt	R	0	18	19	17	0	42	slt \$s1, \$s2,\$s3
j	J	2			2500)		j 10000(see section 2.9)
jr	R	0	31	0	0	0	8	j Sra
jal	J	3			2500	2500 j		jar 10000(see section 2.9)
Field size		6bits	5bits	5bits	5bits	5bits	6bits	All MIPS instruction 32 bits
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
i-format		ор	rs	rt		address	7	Data transfer ,branch format

2.8 Communicating with People Beyond Numbers

- ASCII (American Standard Code for Information Interchange)
- Instructions for moving bytes in MIPS
 - Coad byte (Ib): Ib \$t0, 0(\$sp) # read byte from source
 - Store byte (sb): sb \$t0, 0(\$sp) # write byte to destination
- Three choices for representing a string
 - Place the length of the string in the first position
 - An accompanying variable has the length
 - A character in the last position to mark the end of a string
- C uses the third choice
 - □ Terminate a string with a byte whose value is 0 (null in ASCII)

```
Example 2.17 Compiling a string copy procedure
    (Assume: base addresses for x and y ---- $a0 and $a1 i ---- $s0)
   C code:X→Y
      void strepy (char x[], char y[])
          int i;
          i = 0;
          while ((x[i] = y[i]) != "\ 0") /* copy and test byte */
                i += 1;
   MIPS assembly code:
       strcpy: sub $sp, $sp, 4
                                       # adjust stack for 1 more item
              sw $s0, 0($sp)
                                       # save $s0
              add $s0, $zero, $zero
                                       \#i = 0 + 0
              add $t1, $a1, $s0
                                        # address of y[i] in $t1
      L1:
                                        # t2 = y [i]
              lb $t2, 0($t1)
                                        # address of x[i] in $t3
              add $t3, $a0, $s0
```

x[i] = y[i]

sb \$t2, 0(\$t3)

- Optimization for example 2.17
 - strcpy is a leaf procedure
 - Allocate i to a temporary register \$t0
- For a leaf procedure
 - The compiler exhausts all temporary registers
 - Then use the registers it must save

2.9 MIPS Addressing for 32-Bit Immediate and Addresses 32-Bit Immediate addressing

- most constants is short and fit into 16-bit field
- Set upper 16 bits of a constants in a register with load upper immediate (lui)
- ≈ lui \$t0, 255

Instruction

001111	00000	01000	0000 0000 1111 1111
		- 1	A PART OF THE REAL PROPERTY OF THE PERTY OF
Register	4	Filling with "0"	
0000	0000 1111	0000 0000 0000 0000	

- Example 2.19 Loading a 32-bit constant

```
0000 0000 0011 1101 0000 1001 0000 0000 (61*16^4 + 2304 = 4000000)_{10}
```

MIPS code:

```
lui $s0, 61 # 61 decimal = 0000 0000 0011 1101 binary
(The value of $s0 afterward is: 0000 0000 0011 1101 0000 0000 0000)
```

```
addi $s0, $s0, 2304 # 2304 decimal = 0000 1001 0000 0000 binary (The value of $s0 afterward is: 0000 0000 0011 1101 0000 1001 0000 0000)
```

- Note: Why does it need two steps?
- The reserved register \$at for the assembler

Addressing in branches and jumps

For jumps: J-format

Example:

```
j 10000 # go to location 10000

| 2 | 10000

6 bits 26 bits
```

Pseudo-direct addressing

26 bits of the instruction concatenated with the upper 4 bits of PC

- For branches:
 - Example:

PC-relative addressing

PC = (PC + 4) + Branch address

Example 2.20 Show branch offset in machine language

```
while (save[i]==k) i=i+j;
MIPS assembler code in Example 2.12:
```

```
\# \text{ temp reg } \$t1 = 2 * i
Loop:
         add $t1, $s3, $s3
                                 # temp reg $t1 = 4 * i
          add $t1, $t1, $t1
          add $t1, $t1, $s6
                                 #$t1 = address of save[i]
          lw $t0, 0($t1)
                                \# \text{ temp reg } \$t0 = \text{ save}[i]
                $t0, $s5, Exit # go to Exit if save[i] != k
          bne
                              # i = i + j
               $s3, $s3, $s4
          add
                                # go to Loop
                Loop
```

Exit:

Assembled instructions and their addresses:

		80028 -	- 80020 =	8 P	C+4+of	fset=800	28	
	80028	• • •		-3.3				Exit:
j	80024	2			20000	(800	000)	
add	80020	0	19	20	19		32	
bne	80016	5	8	21		2 (8)		
Lw	80012	35	9	8		0		
add	80008		9	22	9	0	32	
add	80004	0	9	9	9	0	32	
add	80000	0	19	19	9	0	32	Loop:

Modification:

- All MIPS instructions are 4 bytes long
- PC-relative addressing refers to the number of words
- The address field at 80016 above should be 2 instead of 8

- While branch target is far away
 - Inserts an unconditional jump to target
 - Invert the condition so that the branch decides whether to skip the jump
- Example 2.21 Branching far away
 - Given a branch:

1.2:

```
beq $s0, $s1, L1
```

Rewrite it to offer a much greater branching distance:

```
$s0, $s1, L2
bne
     L1
```



MIPS addressing mode summary

Register addressing:

add \$s0,\$s0,\$s0

Base or displacement addressing:

Iw \$s1,0(\$s0)

Immediate addressing:

addi \$s0,\$s0,4

PC-relative addressing:

beq \$s0,\$s1,L1

Pseudodirect addressing:

j Address1

Five MIPS addressing modes

1. Immediate addressing Im m ediate ор rt rs 2. Register addressing rd funct Registers ор rs rt Register 3. Base addressing Memory Address ор rs r t Byte Halfword Register Word 4. PC-relative addressing Memory r t ор rs Address Word PC 5. Pseudodirect addressing Memory Address ор Word PC

Example 2.22 Decoding machine code

Machine instruction

```
(Bits: 31 28 26 5 2 0)
0000 0000 1010 1111 1000 0000 0010 0000
```

Decoding

Determine the operation from opcode

```
op: 000000 → R-format instruction

op rs rt rd shamt funct

| 000000 | 00101 | 01111 | 10000 | 00000 | 100000
```

funct: 100000 → add instruction

Determine other fields

```
rs: $a1; rt: $t7; rd: $s0
```

Show the assembly instruction
add \$s0, \$a1, \$t7 (Note: add rd,rs,rt)

P88

Summary of MIPS architecture in Chapter 2 P105

MIPS instruction format

Name	Fields				Comments		
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions 32 bits
R-format	op	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	op	rs	rt	addres	ss/imm	ediate	Transfer, branch, imm. format
J-format	op	77	targ	et addı	ess	V. J	Jump instruction format

MIPS operands

Name	Example						
32 registers	\$s0~\$s7, \$t0~\$t9,\$zero, \$a0~\$a3, \$v0~\$v1, \$gp \$fp, \$gp, \$ra, \$at						
Mem words	Memory[0], Memory[4], , Memory[4294967292]						

MIPS assembly language

Arithmetic

- * add immediate addi \$\$1, \$\$2, -3 (Note:subi does not exist)

Data transfer

♦ load word
lw \$\$1, 100(\$\$2)

load byte
lb \$\$s1, 100(\$\$s2)

store byte
sb
\$\$s1, 100(\$\$s2)

❖ load upper immediate
lui
\$\$s1, 100

Conditional branch

branch on equal
beq \$s1, \$s2, 25(Why not beqi?)

branch on not equal
bne \$s1, \$s2, 25


set on less than
slt \$\$1, \$\$2, \$\$3

set on less than immediate slti \$s1, \$s2, 100

Unconditional jump

• jump register jr \$ra

2.10 Translanting and starting a Program



Start a C program in a file on disk to run

object file

Compiling

Assembling

- Assembly language program → machine language module
- pseudoinstructions

```
move $t0,$t1 # register St0 gets register $t1
add $t0,$zero, $t1 # register St0 gets 0+register $t1
```

- Symbol table
 - A table that matches name of lables to the addresses of the memory words that instructions occupy.
- Object file of UNIX (six distinct pieces)
 - object file header—size and position of the other pieces
 - Text segment
 - static data segment and dynamic data


- The relocation information ----identifies absolute addresses of instruction and data words when the program is loaded into memory
- Symbol table
- debugging information

Object file head	er	Nage Control	
197	Name	Procedure A	
0	Text size	100 _{hex}	
	Data size	20 _{hex}	
Text segment	Address	instruction	
	0	lw \$a0, 0(\$gp)	
4.0	4	jal 0	
Data segment	0	(X)	
			8
Relocation information	Address	Instruction type	Dependency
- 6	0	Lw	X
10.	4	jal	В
Symbol table	label	Address	
1	X		-7 - 8 - 1
	В		

Linking

- Object modules(including library routine) → executable program
- - Place code and data modules symbolically in memory
 - Determine the addresses of data and instruction labels
 - Patch both the internal and external references (Address of invoke)

MIPS memory allocation for program and data



Loading

- Determine size of text and data segments
- Create an address space large enough
- Copy instructions and data from executable file to memory
- ca Copy parameters (if any) to the main program onto the stack
- Initialize registers and set \$sp to the first free location
- Jump to a start-up routine

2.13 A C Sort Example to Put it All Together

- Three general steps for translating C procedures
 - Allocate registers to program variables
 - Produce code for the body of the procedures
 - Reserve registers across the procedures invocation
- Procedure swap

```
C code
swap(int v[], int k)
{
   int temp;
   temp = v[k];
   v[k] = v[k+1];
   v[k+1] = temp;
}
```

Register allocation for swap

- swap is a leaf procedure, nothing to preserve
- MIPS code for the procedure swap

Procedure body

Procedure return

jr \$ra # return to calling routine

Procedure sort

```
cc C code
  sort (int v[], int n)
  {
    int i, j;
    for (i = 0; i < n; i += 1) {
        for (j = i - 1; j >= 0 && v[j] > v[j+1]; j-= 1)
            swap (v, j);
    }
}
```

If V[0]> V[1

V[2]

V[n-1]

Register allocation for sort

```
v ---- $a0 n ---- $a1 i ---- $s0 j ---- $s1
```

- Passing parameters in sort
- Preserving registers in sort

```
$ra, $s0, $s1, $s2, $s3
```

Code for the procedure sort

Saving registers

```
addi $sp, $sp, -20
                             # make room on stack for 5 registers
sort:
              $ra, 16($sp)
                              # save $ra on stack
        SW
              $s3, 12($sp)
                             # save $s3 on stack
        SW
              $s2, 8($sp)
                             # save $s2 on stack
        SW
              $s1, 4($sp)
                             # save $s1 on stack
        SW
              $s0, 0($sp)
                             # save $s0 on stack
        SW
```

* Procedure body{Outer loop {Inner loop} }

* Restoring registers

```
$s0, 0($sp)
exit1:
      lw
                                  # restore $s0 from stack
            $s1, 4($sp)
        1w
                                  # restore $s1 from stack
        1w
            $s2, 8($sp)
                                  # restore $s2 from stack
            $s3, 12($sp)
                                  # restore $s3 from stack
        1w
             $ra, 16($sp)
        1w
                                 # restore $ra from stack
        addi $sp, $sp, 20
                                 # restore stack pointer
```

Procedure return

jr \$ra # return to calling routine

***Code for Procedure body**

™Outer loop—first for loop

```
for (i = 0; i < n; i + = 1)
```

Move parameters

```
move \$s2, \$a0 # \$s2 \leftarrow \$a0 (\$a0: base address)
```

move
$$\$s3$$
, $\$a1$ # $\$s3 \leftarrow \$a1$ ($\$a1$: array size)

Outer loop

```
move $s0, $zero # $s0 \leftarrow $zero ( i = 0)
```

beq
$$t0$$
, $zero$, exit1 # go to exit1 if $s0 = s3$ (i >= n)

(body of first for loop is second for loop)

```
exit2: addi $s0, $s0, 1 # i = i + 1
```

exit1:


```
for (j = i - 1; j \ge 0 \&\& v[j] > v[j+1]; j-= 1){
```

```
\# j = i - 1
          addi $$1, $$0, -1
                                       # test if j < 0
for2tst:
        slti $t0, $s1, 0
         bne $t0, $zero, exit2
                                       # go to exit2 if i < 0
                                       # $t1 = j * 4
         sll $t1, $s1, 2
          add $t2, $s2, $t1
                                       # $t2 = the address of v[j]
         lw $t3, 0($t2)
                                       # t3 = v[i]
                                       # $t4 = v[j + 1]
         lw $t4, 4($t2)
         slt $t0, $t4, $t3
                                       # test if v[j+1]>=v[j]
         beq $t0, $zero, exit2
                                       # go to exit2 if v[j+1]>=v[j]
```

(body of first for loop)

addi
$$\$s1, \$s1, -1$$
 # $j = j - 1$
j for2tst # jump to test of inner loop

exit2:

∞ body of first *for* loop

Pass parameters and call

```
move $a0, $s2  # $a0\leftarrow$s2 ($s2 : base address of the array )
move $a1, $s1  # $a1\leftarrow$s1 ($a1\leftarrow j)

Call function swap(int v[],int k)

jal swap  # ($a0 might be changed in swap)
```

Notice:

The Full Procedure

1. Why are \$a0 and \$a1 saved?

\$a0 is the base of the array v. \$a0 will be used repeatedly and might be(actually not here) changed by the procedure swap.

\$a1 is the size of the array v. \$a1 will be used repeatedly and changed before the procedure swap is called.

- 2. Why are they not pushed to stack?
 - Register variable is faster

2.15 Arrays versus Pointers

Two C procedures

```
Array version
   clear1 (int array[], int size)
        int i;
        for (i = 0; i < size; i = i + 1)
           array[i] = 0;
Pointer version
    clear2 (int *array, int size)
        int *p;
        for (p = \&array[0]; p < \&array[size]; p = p + 1)
           *p = 0;
```

Assembly code for clear-1 procedure (array version)

```
move $t0, $zero # i = 0

loop1: sll $t1, $t0, 2 # $t1 = i * 4

add $t2, $a0, $t1 # $t2 = address of array[i]

sw $zero, 0($t2) # array[i] = 0

addi $t0, $t0, 1 # i = i + 1

slt $t3, $t0, $a1 # test if i < size

bne $t3, $zero, loop1 # if (i < size) go to loop1

jr $ra
```

This code works as long as *size* is greater than 0. (In this case,the loop will be executed once even though the value of the size parameter is invalid. Actually,size >0 must be checked at first)

Assembly code for clear-2 procedure (pointer version)

```
move $t0, $a0  # p = the start address of the array[]
sll $t1, $t1, 2  # $t1 = size * 4
add $t2, $a0, $t1  # $t2 = &array[size](address of array[size])
loop2: sw $zero, 0($t0)  # Memory[p] = 0
addi $t0, $t0, 4  # p = p + 4
slt $t3, $t0, $t2  # $t3 = (p < &array[size])
bne $t3, $zero, loop2  # if (p < &array[size]) go to loop2
jr $ra
```

This code works as long as size is greater than 0.

- Compare the two versions
 - Array version has the "multiply" and add inside loop
 - Pointer version reduces instructions/iteration from 6 to 4
- For modern compliers, both ways are the same.

2.16 Real Stuff: IA-32 Instructions

- ❖ The Intel IA-32
 - **≈ 1978** intel 8086
 - **♦ 16-bit architecture**
 - * Is not considered a general-purpose register
 - **≈ 1980** intel 8087 floating-point coprocessor
 - ≈ 1982 80286 extended the 8086 architecture by
 - Increasing Address Space to 24 bits
 - Manipulate the protection model
 - ≈ 1985 80386 extended the 80286 architecture
 - * 32-bit architecture with 32-bit registers
 - * 32-bit address space
 - * Add paging support in addition to segmented addressing
 - * Nearly a general-purpose register machine?

- ≈1989~95 Higher performance
 - *80486 in 1989
 - ❖Pentium in 1992
 - Pentium Pro in 1995
- α 1997 Expand Pentium and Pentium Pro with MMX
- 1999 Expand Pentium with SSE(SIMD) as Pentium III
 - 8 separate registers, double their width to 128 bits
 - Add a single-precision floating-point data type
 - 4 32-bit floating-point operations can be performed in parallel
 - Cache prefetch instructions
- 2003 A company other than Intel enhanced the IA-32 architecture
 - AMD
 - Executing all IA-32 instructions with 64-bit Address space & data
- ≈ 2004 Intel capitulates and embraces AMD64

80x86 registers and data addressing modes


- * 80386 extended all 16-bit registers but segment ones to 32 bits
- GPR (general-purpose register)
- Addressing modes
 - Register indirect
 - Representation
 Repres

 - Representation of the second s

80x86 integer operations

- Data movement instructions
- Arithmetic and logic instructions
- Control flow
- String instructions

IA-32 Register and Data Addressing Modes



Name	Regist er no.	Usage
\$zero	0	The constant value 0
\$v0-\$v1	2-3	Values for results and expression evaluation
\$a0-\$a3	4-7	Arguments
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Saved
\$t8-\$t9	24-25	More temporaries
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Framer pointer
\$ra	31	Return address


Instruction types for ALU & data transfer

Source/destination operand type	Second source operand
Register	Register
Register	Immediate
Register	Memory
Memory	Register
Memory	Immediate

Some typical IA-32 Integer Operations

Instruction	Function	
JE name	If equal (CC) EIP = name}; EIP – 128 ≤ name < EIP + 128	
JMP name	{EIP = NAME};	
CALL name	SP = SP - 4; M[SP] = EIP + 5; EIP = name;	
MOVW EBX,[EDI + 45]	EBX = M [EDI + 45]	
PUSH ESI	SP = SP - 4; $M[SP] = ESI$	
POP EDI	EDI = M[SP]; SP = SP + 4	
ADD EAX,#6765	EAX = EAX + 6765	
TEST EDX,#42	Set condition codea (flags) with EDX & 42	
MOVSL	M[EDI] = M[ESI]; EDI = EDI + 4; ESI = ESI + 4	

Typical 80x86 instruction format



2.18 Concluding Remarks

- Two principles of stored-program computers
 - ∪se instructions as numbers
 - Use alterable memory for programs
- Four design principles
 - Simplicity favors regularity

 - Make the common case fast
- * MIPS instruction set

2.19 History of Instruction Set Development

- Accumulator Architectures
 - Only 1 register for arithmetic instructions: accumulator
 - Memory-based operand-addressing mode
- Example 2.23 Compiling C code to accumulator instructions
 - \mathbb{C} C code: A = B + C;
 - Accumulator instructions:

```
load AddressB # Acc = Memory[AddressB], or Acc = B
add AddressC # Acc = Acc + Memory[AddressC], or Acc = B + C
store AddressA # Memory[AddressA] = Acc, or A = B + C
```

Extended Accumulator Architectures

- General-Purpose Register Architectures
 - Register-memory architecture
 - ***** 80386
 - ❖ IBM 360
 - Load-store or register-register architecture
 - ❖ CDC 6600
 - MIPS
 - DEC's VAX architecture
 - Allow any combination of registers and memory operands
 - Memory-memory architecture
- Example 2.24 Compiling C code to memory-memory instructions
 - \bigcirc C code: A = B + C;
 - a instructions:

add AddressA, AddressB, AddressC


Compact Code and Stack Architectures

- Variable-length instructions
 - To match the varying operand specifications
 - To minimize code size
- Stack model of execution
 - All registers are abandoned, so the instructions are short.
 - Push, pop
- Example 2.25 Compiling C code to stack instructions
 - \mathbf{C} C code: A = B + C;
 - Stack instructions:

```
push AddressC # Top = Top+4; Stack[Top]=Memory[AddressC]
push AddressB # Top = Top+4; Stack[Top]=Memory[AddressB]
add # Stack[Top-4]= Stack[Top]+Stack[Top-4]; Top=Top-4;
pop AddressA # Memoryp[AddressA]=Stack[Top]; Top=Top-4;
```

- High-Level-Language Computer Architecture

 - Finally failed
- Reduced Instruction Set Computer Architecture (RISC)
 - Fixed instruction lengths
 - Load-store instruction sets
 - Limited addressing modes
 - Limited operations
 - MIPS, Sun SPARC, Hewlett-Packard PA-RISC
 - □ IBM PowerPC, DEC Alpha




Computer Organization & Design

The Hardware/Software Interface

Qing-song Shi

http://10.214.26.103 Email: zjsqs@zju.edu.cn



Contents of Chapter 3

- * 3.1 Introduction
- 3.2 <u>Signed and Unsigned Numbers-Possible</u>
 <u>Representations</u>
- * 3.3 Arithmetic--Addition & subtraction and ALU
- * 3.4 Multiplication
- * 3.5 Division
- * 3.6 Floating point numbers

3.1 Introduction

- Computer words are composed of bits; thus words can be represented as binary numbers.
- Simplified to contain only in course:
 - memory-reference instructions: lw, sw
 - arithmetic-logical instructions: add, sub, and, or, slt
- Generic Implementation:
 - use the program counter (PC) to supply instruction address
 - α get the instruction from memory
 - read registers
 - « use the instruction to decide exactly what to do
- All instructions use the ALU after reading the registers Why? memory-reference? arithmetic? control flow?

Numbers

- Bits are just bits (no inherent meaning)— conventions define relationship between bits and numbers
- Binary numbers (base 2)
 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001...
 decimal: 0 1 2 3...2ⁿ-1
- Of course it gets more complicated:
 numbers are finite (overflow)
 fractions and real numbers
 negative numbers
 e.g., No MIPS subi instruction; addi can add a negative number)
- How do we represent negative numbers? i.e., which bit patterns will represent which numbers?

Do you Know?

- ♦ What is this about following Digital?
 0011001111011110000000010000000002
 ☑ Don't know! (Do not know, is the right answer!)
- Ah, Why?
 - Recause different occasions have different meaning
- The possible meaning is
 - IP Address
 - Machine instructions
 - - Integer
 - Fixed Point Number
 - Floating Point Number

For binary integer

The following 4-bit binary integer What does it mean?

□ Don't know!

(Do not know, is the right answer!)

- Ah, still do not know for?
- Integer representation of different methods have different meaning

Unsigned

Signed

$$1001_2 = 9_{10}$$

$$1001_2 = -1_{10} \text{ or } -7_{10}$$
?

3.2 Signed and Unsigned Numbers Possible Representations

*	Sign Magnitude:	One's Complement	Two's Complement
	000 = +0	000 = +0	000 = +0
	001 = +1	001 = +1	001 = +1
	010 = +2	010 = +2	010 = +2
	011 = +3	011 = +3	011 = +3
	100 = -0	100 = -3	100 = -4
	101 = -1	101 = -2	101 = -3
	110 = -2	110 = -1	110 = -2
	111 = -3	111 = -0	111 = -1

- Issues: number of zeros, ease of operations
- Which one is best? Why?

Numbers and their representation

- Number systems
 - Radix based systems are dominating decimal, octal, binary,...

$$(\mathbf{N})_{k} = (\mathbf{A}_{\mathbf{n}-1}\mathbf{A}_{\mathbf{n}-2}\mathbf{A}_{\mathbf{n}-3}...\mathbf{A}_{1}\mathbf{A}_{0} \bullet \mathbf{A}_{-1}\mathbf{A}_{-2}\mathbf{A}...\mathbf{A}_{-\mathbf{m}+1}\mathbf{A}_{-\mathbf{m}})_{k}$$

$$\mathbf{MSD}$$

$$(\mathbf{N})_{k} = (\sum_{i=m}^{n-1}b_{i}\bullet k^{i})_{k}$$

 $0 \leq b \leq K$

- b: value of the digit, k: radix, n: digits left of radix point,
 m: digits right of radix point
- Alternatives, e.g. Roman numbers (or Letter)
- Decimal (k=10) -- used by humans
- Binary (k=2) -- used by computers

Numbers and their representation

- Representation
 - ASCII text characters
 - Easy read and write of numbers
 - Complex arithmetic (character wise)
 - - Natural form for computers
 - Requires formatting routines for I/O
- in MIPS:

 - Most significant bit is left (bit 31)

Number types

- Integer numbers, unsigned
 - Address calculations
 - Numbers that can only be positive
- Signed numbers
 - Positive
 - Negative
- Floating point numbers
 - numeric calculations
 - □ Different grades of precision
 - Singe precision (IEEE)
 - Double precision (IEEE)
 - Quadruple precision

Number formats

- Sign and magnitude
- 2's complement
- 1's complement
 similar to 2's complement, + 0 & 0
- Biased notation

```
1000\ 0000 = minimal\ negative\ value(-2^7)
```

- 0111 1111 = maximal positive value (2^7-1)
- Representation
 - Binary
 - Decimal
 - Hexadecimal

Signed number representation

First idea:

Positive and negative numbers

- - Problem
 - **⋄ 0** 0000000 = 0 positive zero!
 - ◆ 1 0000000 = 0 negative zero!
- 1's complement
- 2's complement

Two's Complement Operations

Negating a two's complement number:

invert all bits and add 1 with end

remember: "negate" and "invert" are quite different!


Defining: Assume: $x = \pm 0.x_{-1}x_{-2}x_{-3}...x_{-m}$ OR $x = \pm x_{n-1}x_{-n-2}x_{-n-3}x_{-n-4}...x_{-0}$


$$[X]_{C} = \begin{cases} X & 0 \leq X < 1 \\ 2 + X = 2 - |X| & -1 \leq X < 0 \end{cases}$$


$$X & 0 \leq X < 2^{n} \\ 2^{n+1} + X = 2^{n+1} - |X| & -2^{n} \leq X < 0 \end{cases}$$
integer

- Converting n bit numbers into numbers with more than n bits:
 - MIPS 16 bit immediate gets converted to 32 bits for arithmetic
 - copy the most significant bit (the sign bit) into the other bits

2's complement for n=3







- Only one representation for 0
- One more negative number than positive number

More common: use of 2's complement ---- negatives have one additional number

```
(0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000)_{2}
                                                  =(0)_{10}
(0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001)_{2}
                                                  =(1)_{10}
(0111 1111 1111 1111 1111 1111 1111 1101)<sub>2</sub>
                                                  =(2,147,483,645)_{10}
=(2,147,483,646)_{10}
(0111 1111 1111 1111 1111 1111 1111),
                                                =( 2 , 147 , 483 , 647)<sub>10</sub>
(1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000)_{2}^{-}
                                                  =(-2, 147, 483, 648)_{10}
(1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0001)_2
                                                  =(-2, 147, 483, 647)_{10}
(1000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010)_{2}
                                                  =(-2, 147, 483, 646)_{10}
(1111 1111 1111 1111 1111 1111 1111 1101)<sub>2</sub>
                                                  =(-3)_{10}
(1111 1111 1111 1111 1111 1111 1111 1110)
                                                  =(-2)_{10}
(1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111 \ 1111)_2 = (-1)_{10}
```

Two's Biased notation

Negating Biased notation number:

invert all bits and add 1 with end

Defining: Assume: $x = \pm x_{n-1}x_{-n-2}x_{-n-3}x_{-n-4}...x_{-0}$

$$[X]_b = 2^n + X -2^n \le X \le 2^n$$
 $[0]_b = 100000...(2^n)$

$$X = +1011 [X]b=11011$$

 $X = -1011 [X]b=00101$

sign bit "1" Positive sign bit "0" Negative

2's Biased notation VS 2's complement

○ Only reverse sign bit

e.g.

$$X = +1011$$
 [X]c=01011 [X]b=11011 $X = -1011$ [X]c=10101 [X]b=00101

biase

IEEE 754: $[X]_b = 2^{n-1} + X$

sign extension (Ibu vs. Ib)

- Expansione.g. 16 bit numbers to 32 bit numbers
- Required for operations with registers(32 bits) and immediate operands (16 bits)
- Sign extension

 - \bigcirc 0000 0000 0000 0010 \rightarrow 2
 - 0000 0000 0000 0000 0000 0000 0000 0010
 - \bigcirc 1111 1111 1111 1110 \rightarrow -2
 - 1111 1111 1111 1111 1111 1111 1110

Compare operations

- Different compare operations required for both number types
 - Signed integer
 - slt Set an less than
 - slti Set on less than immediate
 - Unsigned integer
 - sltu Set an less than
 - sltiu Set on less than immediate

Example for Compare

- Register \$s01111 1111 1111 1111 1111 1111 1111
- Register \$s1
 0000 0000 0000 0000 0000 0000 0001
- Compared Operations

```
slt $t0, $s0, $s1
sltu $t0, $s0, $s1
Results
```

t0 = 1 (-1 < 1) t0 = 0 (4,294,967,295_{ten} > 1_{ten})

Effects of Overflow

- An exception (interrupt) occurs
 - Control jumps to predefined address for exception
- Don't always want to detect overflow
 - new MIPS instructions: addu, addiu, subu

note: addiu still sign-extends!

note: sltu, sltiu for unsigned comparisons

Bounds check Shortcut

```
sltu $t0, $a1, $t2 #Temp reg $t0=0 if k>=length or k<0 beq $t0, $zero, IndexOutofBounds # if bad, goto Error
```

```
lw $t2, 4($s6) #temp reg $s2=length of array save slt $t0, $s3, $zero #temp reg $t0=1 if i<0 slt $t3, $s3, $t2 #temp reg $t3=0, if i>=length slti $t3, $t3, 1 #temp reg $t3=1, if i>=length or $t3, $t3, $t0 #$t3=1, if i is out of bounds bne $t3,$zero, IndexOutOfBounds # if out of bounds, goto Error
```

3.3 Arithmetic

- Addition and Subtraction
- Logical operations
- Constructing a simple ALU
- Multiplication
- Division
- Floating point arithmetic
- Adding all parts to get an ALU

Addition & subtraction

Adding bit by bit, carries -> next digit

0000 0111	710
+0000 0110	610
0000 1101	13 ₁₀

- Subtraction
 - Directly
 - Addition of 2's complement

0000 0111	7 ₁₀
<u>- 0000 0110</u>	6 ₁₀
0000 0001	1 ₁₀

0000 0111	7 ₁₀
<u>+ 1111 1010</u>	- 6 ₁₀
0000 0001	1 ₁₀

Overflow

The sum of two numbers can exceed any representation

- The difference of two numbers can exceed any representation
- 2's complement:

Numbers change sign and size

Overflow conditions

General overflow conditions

Operation	Operand A	Operand B	Result overflow
A+B	≧0	≧0	<0 (01)
A+B	<0	<0	≧0 (10)
A-B	≧0	<0	<0 (01)
A-B	<0	≧0	≧0 (10)

- Reaction on overflow

 - Reaction of the OS
 - Signalling to application (Ada, Fortran,...)



Overflow process

- Hardware detection in the ALU
- Generation of an exception (interrupt)
- Save the instruction address (not PC) in special register EPC
- Jump to specific routine in OS
 - Correct & return to program
 - Return to program with error code
 - Abort program

Which instructions cause Overflow

- Overflows in signed arithmetic instructions cause exceptions:
 - cadd
 - add immediate (addi)
 - α subtract (sub)
 α
- Overflows in unsigned arithmetic instructions don't cause exceptions
 - add unsigned (addu)
 - add immediate unsigned (addiu)
 - Subtract unsigned (subu)

Handle with care!

New MIPS instructions

- Byte instructions
 - - Loads a byte into the lowest 8 bit of a register
 - Fills the remaining bits with '0'
 - - Loads a byte into the lowest 8 bit of a register
 - Extends the highest bit into the remaining 24 bits
- Set instructions for conditional branches
 - sltu: set on less than unsigned
 - Sltiu: set on less than unsigned immediate

Logical operations

skip

- Logical shift operations

Filled with '0'

- ≪ left (sll)
- The machine instruction for the instruction sll \$t2, \$s0, 3 (sll rd,rt,i)

Ор	Rs	Rt	Rd	Shamt	Adr/funct
0	0	16	10	3	0

- Example: sll \$t2, \$s0, 3
 - \$s0: 0000 0000 0000 0000 1100 1000 0000 1111

Logical operations

skip


- AND→bit-wise AND between registers and register1, register2, register3
- ◆ OR →bit-wise OR between registers or register1, register2, register3
- Example:

```
and $3, $10, $16
or $4, $10, $16
```

- R16: 0000 0000 0000 0000 1100 1000 0000 1111
- R10: 0000 0000 0000 0110 0100 0000 0111 1000
- R3: 0000 0000 0000 0100 0000 0000 1000
- R4: 0000 0000 0000 0110 1100 1000 0111 1111


Constructing an ALU

- Step by step:
 - wbuild a single bit ALU and expand it to the desired width
- First function: logic AND and OR



A half adder

- ❖ Carry = a b




A full adder

- Accepts a carry in
- Sum = A⊕B⊕Carry_{In}
- ❖ Carry_{Out} = B Carry_{In} + A Carry_{In} + A B

Inputs			Outputs		Comments
Α	В	Carry _{In}	Carry _{Out}	Sum	(two)
0	0	0	0	0	0+0+0=00
0	0	1	0	1	0+0+1=01
0	1	0	0	1	0+1+0=01
0	1	1	1	0	0+1+1=10
1	0	0	0	1	1+0+0=01
1	0	1	1	0	1+0+1=10
1	1	0	1	0	1+1+0=10
1	1	1	1	1	1+1+1=11


Full adder Logic circuit

Full adder in 2-level design




1 bit ALU

- ALU
 - **CRAND**
 - **™**OR
 - **∝**ADD
- Cell Cascade Element




Basic 32 bit ALU

- Inputs parallel
- Carry is cascaded
- Ripple carry adder
- Slow, but simple
- ◆ 1st Carry In = 0



Extended 1 bit ALU--- Subtraction

❖ Subtractiona - b☑ Inverting b




Extended 1 bit ALU-- comparison

- Functions
 - **CRAND**
 - **○** OR
 - **∞** Add
 - Subtract
 ■
 Subtract
 Su


Missing: comparison

- Slt rd,rs,rt
- If rs < rt, rd=1, else rd=0
- Subtraction (rs rt), if the result is negative → rs < rt</p>




Most significant bit

- Set for comparison
- Overflow detect




Complete ALU

- Input
 - ∝A, B
- Control lines
 - **Binvert**
 - Operation
- Output
 - Result
 - Overflow



Complete ALU —with Zero detector

Add a Zero detector




ALU symbol & Control

Symbol of the ALU



ALU Control Lines	Function
000	And
001	Or
010	Add
110	Sub
111	Set on less than




ALU Hardware Code

```
module alu(A, B, ALU_operation, res, zero, overflow);
  input [31:0] A, B;
                                                         How do you write
  input [2:0] ALU_operation;
  output [31:0] res;
                                                   with overflow code?
  output zero, overflow;
  wire [31:0] res_and,res_or,res_add,res_sub,res_nor,res_slt;
  reg [31:0] res;
  parameter one = 32'h00000001, zero 0 = 32'h00000000;
    assign res and = A&B;
                                          What is the difference The
   assign res_or = A|B;
    assign res_add = A+B;
                                           codes in the Synthesize?
    assign res_sub = A-B;
    assign res_slt =(A < B) ? one : zero_0;
                                              always @ (A or B or ALU_operation)
    always @ (A or B or ALU_operation)
                                                       case (ALU_operation)
         case (ALU_operation)
                                                     3'b000: res=A&B;
         3'b000: res=res_and;
                                                     3'b001: res=A|B;
         3'b001: res=res or;
                                                     3'b010: res=A+B;
         3'b010: res=res add;
                                                     3'b110: res=A-B;
         3'b110: res=res sub;
                                                           3'b100: res=\sim(A | B);
         3'b100: res = \sim (A \mid B);
                                                           3'b111: res=(A < B)? one:
         3'b111: res=res slt;
                                              zero 0;
         default: res=32'hx:
                                                        default: res=32'hx;
         endcase
    assign zero = (res==0)? 1: 0;
                                                  endcase
endmodule
```


Speed considerations

skip

- Previously used: ripple carry adder
- Delay for the sum: two units




Delay for the carry: two - three units



Speed considerations

- Delay of one adder2 time units
- Total delay for stages:2n unit delays
- Not appropriate for high speed application



Fast adders

- All functions can be represented in 2-level logic.
- But:
 - The number of inputs of the gates would drastically rise
- Target:
 - Optimum between speed and size

Fast adders

- Carry look-ahead adder
 - Calculating the carries before the sum is ready
- Carry skip adder
 - Accelerating the carry calculation by skipping some blocks
- Carry select adder
 - Calculate two results and use the correct one
- **...**

Carry look ahead adder (CLA)

- Separation of
 - add operation
 - carry calculation
- Factorisation

- \bigcirc Generate $g_i = a_i b_i$
- \bigcirc Propagate $p_i = a_i + b_i$

Carry look ahead adder

- $\cdot \cdot C_{i+1} = g_i + p_i c_i$
- Carry generate: g_i = a_i b_i
 If a and b are '1' ->
 we always have a carryout independent of c_i
- Carry propagate: p_i = a_i+ b_i
 □ If only one of a and b is '1' ->
 the carry out depends on the carry in
 - ∝p_i propagates the carry

Four bit carry look ahead adder

- c1 = g0 + (p0 * c0)
- c2 = g1 + p1*c1 = g1 + (p1 * g0) + (p1 * p0 * c0)
- c3 = g2 + p2*c2 = g2 + (p2 * g1) + (p2 * p1 * g0) + (p2 * p1 * p0 * c0)
- $4 \cdot c4 = g3 + p3*c3 = g3 + (p3 * g2) + (p3 * p2 * g1) + (p3 * p2 * p1 * g0) + (p3 * p2 * p1 * p0 * c0)$

COMMENT:

This kind of adder will be faster than the ripple carry adder, and smaller than the adder with the tow-level logic.

PROBLEM:

If the number of the adder bits is very large, this kind of adder will be too large. So we must seek more efficient ways.

Four bit carry look ahead adder

Let's consider a 16-bit adder.

Divide 16 bits into 4 groups. Each group has 4 bits.

P2= p11 * p10 * p9 * p8

P3= p15 * p14 * p13 * p12

As we know:

$$c4 = g3 + p3*g2 + p3*p2*g1 + p3*p2*p1*g0 + p3*p2*p1*p0*c0$$
 So, we can get the following:
$$c8 = g7 + p7*g6 + p7*p6*g5 + p7*p6*p5*g4 + p7*p6*5*p4*c4$$

$$c12 = g11+p11*g10+p11*p10*g9+p11*p10*p9*g8+p11*p10*p9*p8*c8$$

$$c16=g15+p15*g14+p15*p14*g13+p15*p14*p13*g12+p15*p14*p13*p12*c12$$
 Assume:
$$G0 = g3 + p3*g2 + p3*p2 *g1 + p3*p2*p1*g0$$

$$G1 = g7 + p7*g6 + p7*p6*g5 + p7*p6*p5*g4$$

$$G2 = g11+p11*g10+p11*p10*g9+p11*p10*p9*g8$$

$$G3 = g15+p15*g14+p15*p14*g13+p15*p14*p13*g12$$

$$P0 = p3 * p2 * p1 * p0$$


$$P1 = p7 * p6 * p5 * p4$$

Four bit carry look ahead adder

```
Then we get:
  c4=G0+P0*c0; c8=G1+P1*c4
  c12=G2+P2*c8; c16=G3+P3*c12
Assume:C1=c4,C2=c8,C3=c12,C4=c16
Then:
                    C2=G1+P1*C1
  C1=G0+P0*c0;
  C3=G2+P2*C2;
                    C4=G3+P3*C3
And, we can further get:
C1=G0+P0*c0;
C2 = G1 + P1*C1 = G1 + P1*G0 + P1*P0*c0
C3=G2+P2*C2 = G2+P2*G1 + P2*P1*G0+P2*P1*P0*c0
C4=G3+P3*C3= G3+P3*G2+P3*P2*G1+P3*P2*P1*G0+P3*P2*P1* P0*c0
```


Hybrid CLA + Ripple carry

- Realisation:
 - Ripple carry adders and




Carry skip adder

- Accelerating the carry by skipping the interior blocks
- Optimal speed with no-equal distribution of block length




Carry select adder (CSA)




Carry select adder

Carry selection by nibbles




3.4 Multiplication


- Binary multiplication
 Multiplicand × Multiplier
 1000 × 1001
- Look at current bit positionIf multiplier is 1
 - then add multiplicand
 - Else add 0
 - shift multiplicand left by 1 bit



Multiplier V1– Logic Diagram

- 32 bits: multiplier
- 64 bits: multiplicand, product, ALU
- 0010*0011






Multiplier V2

- Real addition is performed only with 32 bits
- Least significant bits of the product don't change
- New idea:
 - □ Don't shift the multiplicand

 - Shift the multiplier
- ALU reduced to 32 bits!


Multiplier V2-- Logic Diagram

- Diagram of the V2 multiplier
- Only left half of product register is changed



Multiplier V2----Algorithmic rule

- Addition performed only on left half of product register
- Shift of product register



Revised 4-bit example with V2

Multiplicand x multiplier: 0001 x 0111

Multiplicand:	0001	Shift	
Multiplier:×	0111		
(a)	00000000	out	#Initial value for the product
1	00010000		#After adding 0001, Multiplier=1
	00001000	0	#After shifting right the product one bit
	0001		
2	00011000		#After adding 0001, Multiplier=1
	00001100	0	#After shifting right the product one bit
	0001		#After adding 0001, Multiplier=1
3	00011100		
2.00	00001110	0	#After shifting right the product one bit
	0000		
4	00001110		#After adding 0001, Multiplier=0
	00000111	0	#After shifting right the product one bit

Multiplier V 3


- Further optimization
- At the initial state the product register contains only '0'
- The lower 32 bits are simply shifted out
- Idea:

use these lower 32 bits for the multiplier

0	0	0	1	0	0	0	0=	>		> _
0	0	0	1	1	0	0	0	0		
						0				
0	0	0	0	1	1	1	0	0	0	0
0	0	0	0	0	1	1	1	0	0	0 0


multiplier

Multiplier V3 Logic Diagram



Multiplier V3--Algorithmic rule

- Set product register to '0'
- Load lower bits of product register with multiplier
- Test least significant bit of product register



Example with V3

Multiplicand x multiplier: 0001 x 0111

Multiplicand:	0001	Sh	
Multiplier:×	0111	#	
	0000 <mark>0111</mark>	out	#Initial value for the product
1	00010111		#After adding 0001, Multiplier=1
	00001011	1	#After shifting right the product one bit
	0001		
2	00011011		#After adding 0001, Multiplier=1
	00001101	1	#After shifting right the product one bit
	0001		#After adding 0001, Multiplier=1
3	00011101		
200	00001110	1	#After shifting right the product one bit
	0000		
4	00001110		#After adding 0001, Multiplier=0
	00000111	0	#After shifting right the product one bit

Signed multiplication

- Basic approach:
 - Store the signs of the operands

 - Rerform multiplication
 - If sign bits of operands are equal sign bit = 0, else sign bit = 1
- Improved method:

Booth's Algorithm

Assumption: addition and subtraction are available

Principle -- Decomposable multiplication

```
Assumes : Z=y×10111100
   Z=y(10000000+1111100+100-100)
      =y(1\times2^7+1000000-100)
      =y(1\times2^7+1\times2^6-2^2)
      =y(1\times2^7+1\times2^6+0\times2^5+0\times2^4+0\times2^3+0\times2^2+0\times2^1+0\times2^0-1\times2^2)
      = y(1 \times 2^7 + 1 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 - 1 \times 2^2 + 0 \times 2^1 + 0 \times 2^0)
      = y \times 2^7 + y \times 1 \times 2^6 + 0 \times 2^5 + 0 \times 2^4 + 0 \times 2^3 + 0 \times 2^2 + y \times 2^2 + 0 \times 2^1 + 0 \times 2^0
                                         Only shift
                                                              sub
                                                                                   shift
                                               111
                                                                                   00
```

Booth's Algorithm

- Idea: If you have a sequence of '1's
 - subtract at first '1' in multiplier
 - shift for the sequence of '1's
 - add where prior step had last '1'



- Result:
 - Possibly less additions and more shifts
 - Rester, if shifts are faster than additions

Example for Booth's Algorithm

Logic required identifying the run

	Booth	
	0010 * 0110	
shift	0000	shift
add	0010	sub
add	0000	shift
shift	0010	add
	00001100	
ě	add add	0010 * 0110 shift 0000 add 0010 add 0000 shift 0010

Booth's Algorithm rule

Analysis of two consecutive bits

Current	last	Explanation	Example
1	0	Beginning	000011110000
1	1	middle of '1'	000011110000
0	1	End	000 <mark>01</mark> 1110000
0	0	Middle of '0'	00 <mark>00</mark> 11110000

Action

- 10 subtract multiplicand from left
- 1 1 no arithmetic operation
- 0 1 add multiplicand to left half
- 00 no arithmetic operation
- ♣ Bit₋₁ = '0'
- Arithmetic shift right:
 - keeps the leftmost bit constant
 - α no change of sign bit!

Example with negative numbers

- ❖ 2 * -3 = -6
- 0010 * 1101 = 1111 1010


iteration	step	Multiplicand	product
0	Initial Values	0010	0000 1101 0
1	1.c:10→Prod=Prod-Mcand	0010	1110 1101 0
ı	2: shift right Product	0010	1111 0110 1
2	1.b:01→Prod=Prod+Mcand	0010	0001 0110 1
	2: shift right Product	0010	0000 10110
3	1.c:10→Prod=Prod-Mcand	0010	1110 1011 0
J	2: shift right Product	itial Values 0010 0000 c:10→Prod=Prod-Mcand 0010 111 shift right Product 0010 000 shift right Product 0010 000 c:10→Prod=Prod-Mcand 0010 111 shift right Product 0010 111 d: 11 → no operation 0010 111	1111 0101 1
4	1.d: 11 → no operation	0010	1111 0101 1
4	2: shift right Product	0010	1111 1010 1

3.5 Division

- Dividend = quotient × divisor + remainder
 - Remainder < divisor
 - Iterative subtraction
- Result:
 - □ Greater than 0: then we get a 1
 - Smaller than 0: then we get a 0


Division V1 --Logic Diagram

- At first, the divisor is in the left half of the divisor register, the dividend is in the right half of the remainder register.
- Shift right the divisor register each step



Algorithm V 1

- Each step:
 - Subtract divisor
 - □ Depending on Result
 - Leave or
 - Restore
 - □ Depending on Result
 - Write '1' or
 - Write '0'



Example 7/2 for Division V1

Iteration	Step	Quotient	Divisor	Remainder
0	Initial Values	0000	0010 0000	0000 0111
	1: Rem = Rem - Div	0000	0010 0000	0 110 0111
1	2b: Rem<0 => +Div, sll Q, Q0 = 0	0011	0010 0000	0000 0111
	3: shift Div right	0000 0000 Q0 = 0	0001 0000	0000 0111
	1: Rem = Rem - Div	0000	0001 0000	Q111 0111
2	2b: Rem < 0 => +Div, sll Q, Q0 = 0	0000	0001 0000	0000 0111
	3: shift Div right	0000	0000 1000	0000 0111
	1: Rem = Rem - Div	0000	0000 1000	0 111 1111
3	2b: Rem < 0 => +Div, sll Q, Q0 = 0	0000	0000 1000	0000 0111
	3: shift Div right	0000	0000 0100	0000 0111
	1: Rem = Rem - Div	0000	0000 0100	0000 0011
4	2a: Rem 0 => sll Q, Q0 = 1	0001	0000 0100	0000 0011
	3: shift Div right	0001	0000 0010	0000 0011
	1: Rem = Rem - Div	0001	0000 0010	0000 0001
5	2a: Rem 0 => sll Q, Q0 = 1	0011	0000 0010	0000 0001
	3: shift Div right	0011	0000 0001	0000 0001

Two questions


- 1. Why should the divisor be shifted right one bit each time?
- 2. Why should the divisor be placed in the left half of the divisor register, and the dividend be placed in the right half of the remainder register

at first?

divisor
divisor
divisor
remainder
divisor
remainder
remainder


Division V 2

- Reduction of Divisor and ALU width by half
- Shifting of the remainder
- Saving 1 iteration




Division V 3

Remainder register keeps quotient No quotient register required



Algorithm V 3

- Much the same than the last one
- Except change of register usage



Example 7/2 for Division V3

Well known numbers: 0000 0111/0010

iteration	step	Divisor	Remainder
0	Initial Values	0010	0000 0111
U	Shift Rem left 1	0010	0000 1110
1	1.Rem=Rem-Div	9010	1110 1110
l l	2b: Rem<0 →+Div,sll R,R ₀ =0	0010	0001 1100
2	1.Rem=Rem-Div	0010	11110110
	2b: Rem<0 →+Div,sll R,R ₀ =0	0010	0011 10 <i>00</i>
2	1.Rem=Rem-Div	0010	0001 1000
3	2a: Rem>0 →sll R,R ₀ =1	0010	0011 0001
4	1.Rem=Rem-Div	0010	0001 0011
4	2a: Rem>0 →sll R,R ₀ =1	0010	0010 0011
	Shift left half of Rem right 1		

Signed division

- Keep the signs in mind for Dividend and Remainder
 - $(+7) \div (+2) = +3$ Remainder = +1
 - \rightarrow 7 = 3 × 2 + (+1) = 6 + 1
 - $(-7) \div (+2) = -3$ Remainder = -1
 - \rightarrow -7 = -3 × 2 + (-1) = -6 1
 - \rightarrow (+7) ÷(-2) = -3 Remainder = +1
 - $(-7) \div (-2) = +3$ Remainder = -1
- One 64 bit register : Hi & Lo
- Instructions: div, divu
- Divide by 0 → overflow : Check by software

3.6 Floating point numbers

- Reasoning
 - Larger number range than integer rage
 - Fractions
 - Numbers like e (2.71828) and π(3.14159265....)
- Representation
 - Sign
 - Significant
 - Exponent
 - More bits for significand: more accuracy
 - More bits for exponent: increases the range

Floating point numbers

- Form

 - Normalised 3.634 10³⁶
- Binary notation
 - Normalised 1.xxxxxx 2^{yyyyy}
- Standardised format IEEE 754
 - Single precision 8 bit exp, 23 bit significand
 - □ Double precision 11 bit exp, 52 bit significand
- Both formats are supported by MIPS

Single precision

	31	30	23	22	45	0
Г	S	expor	nent	1324	fraction	36.1
	1 bit	8 bi	ts		23 bits	Fall Street

Double precision

31	30	20	19	William Salah	0	
S	exponent		- 3/2	fraction	1	
1bit	11 bits			20 bits	W 3	
31 fraction (continued)						

IEEE 754 standard

- Leading '1' bit of significand is implicit
 ->saves one bit
- Exponent is biased:
 - 00...000 smallest exponent
 - 11...111 biggest exponent
- Summary:

```
(-1)sign • (1 + significand) • 2exponent - bias
```

IEEE 754 standard

- Rounding: four rounding modes
 - Round to next even number (default)
 - Round to 0
 - \bowtie Round to $+\infty$
 - Round to -∞
- ❖ Special numbers: NaN, +∞ , -∞
- denormal numbers for results smaller 1.0 2^{Emin}
- Mechanisms for handling exceptions

Example

- Show the binary representation of -0.75 in IEEE single precision format
- \diamond Decimal representation: $-0.75 = -3/4 = -3/2^2$
- ❖ Binary representation: 0.11 = 1.1 2⁻¹
- Floating point

 - $(-1)^{sign} = -1$, so Sign = 1
 - □ 1+ fraction = 1.1,so Significand=.1
 - exponent -127 =-1,so Exponent=(-1 + 127) = 126

Single precision

Γ	31	30		23	22	34				0
	1	0	111 11	10	100	0000	0000	0000	0000	0000
•	1 bit		8 bits			1	23	bits	1	7

Double precision

31	30 .		20 19			200	0
1	011 11	111 111	0	1000 00	00 0000	00000	000
1bit	11	bits		1113	20 bit	S	
0000	0000	0000	0000	0000	0000	0000	0000

Limitations

- Overflow:
 - The number is too big to be represented
- Underflow:
 - The number is too small to be represented

Floating point addition

- Alignment
- The proper digits have to be added
- Addition of significands
- Normalisation of the result
- Rounding
- Example in decimal
 system precision 4 digits
 What is 9.999 10¹ + 1.610 10⁻¹ ?

Example for Decimal

Aligning the two numbers

```
9.999 •10¹
0.01610 •10¹ → 0.016 •10¹ Truncation
```

Addition

$$9.999 \cdot 10^{1} + 0.016 \cdot 10^{1}$$
 $10.015 \cdot 10^{1}$

Normalisation

```
1.0015 \cdot 10^2
```


Rounding

```
1.002 \cdot 10^2
```

Algorithm

Normalise Significands

- Add Significands
- Normalise the sum
- Over/underflow
- Rounding
- Normalisation




Example y=0.5+(-0.4375) in binary

- $0.5_{10} = 1.000_2 \times 2^{-1}$
- \bullet -0.4375₂=-1.110₂×2⁻²
- Step1:The fraction with lesser exponent is shifted right until matches
 -1.110₂×2⁻² → -0.111₂×2⁻¹
- Step2: Add the significands
 1.000₂×2⁻¹
 - +) $0.111_2 \times 2^{-1}$
 - 0.001₂×2⁻¹
- Step3: Normalize the sum and checking for overflow or underflow 0.001₂×2⁻¹ → 0.010₂×2⁻² → 0.100₂×2⁻³ → 1.000₂×2⁻⁴
- Step4: Round the sum

$$1.000_2 \times 2^{-4} = 0.0625_{10}$$

Algorithm



Multiplication

Composition of number from different parts

→ separate handling

$$(s1 \cdot 2^{e1}) \cdot (s2 \cdot 2^{e2}) = (s1 \cdot s2) \cdot 2^{e1+e2}$$

Example

- Both significands are 1 → product = 1 →Sign=1
- Add the exponents, bias = 127


10000010 +10000011 110000101

Correction: 110000101-01111111=10000110=134=127+3+4


• The result: $1\ 10000110\ 000\ 0000\ 0000\ 0000\ 0000\ 0000 = -1 \times 2^7$

Multiplication

- Add exponents
- Multiply the significands
- Normalise
- Over- underflow
- Rounding
- Sign




Data Flow



Division-- Brief

- Subtraction of exponents
- Division of the significants
- Normalisation
- Runding
- Sign



Computer Organization & Design

The Hardware/Software Interface
Chapter 5 The processor:
Datapath and control

Qing-song Shi

http://10.214.26.103 Email: zjsqs@zju.edu.cn

Chapter 5 The processor: Datapath and control

Chapter Five

The processor: Datapath and control

- 5.1 Introduction
- 5.2 Logic Design Conventions (skip)
- 5.3 Building a datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.5 Microprogramming
- 5.6 Exception

What is the MIPS?


Microprocessor without nterlocked Pipeline Stages

5.1 Introduction


- We'll look at an implementation of the MIPS
- Simplified to contain only:
 - memory-reference instructions: lw, sw
 - arithmetic-logical instructions: add, sub, and, or,
 slt
 What are steps?
 - control flow instructions: beq, j
- An Overview of the implementation
 - Representation of the first two step are identical
 - 1. Fetch the instruction from the memory
 - 2. Decode and read the registers
 - Rext steps depend on the instruction class
 - Memory-refrernce Arithmetic-logical branches

How many FUN.?

Computer Organization



An abstract view of the implementation of MIPS




Chapter Five

The processor: Datapath and control

- 5.1 Introduction
- 5.2 Logic Design Conventions (skip)
- 5.3 Building a datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.5 Microprogramming
- 5.6 Exception


State Elements

- Unclocked vs. Clocked
- Clocks used in synchronous logic
 - when should an element that contains state be updated?




Our Implementation


- An edge triggered methodology
- Typical execution:
 - read contents of some state elements,
 send values through some combinational logic
 write results to one or more state elements



Clock cycle


D-Latch for state





С	D	Q(t+1)
0	X	hold
1	0	Q=0: reset
1	1	Q=1: set

D-Latch FUN. table



D-Latch symbol

Chapter Five

The processor: Datapath and control

- 5.1 Introduction
- 5.2 Logic Design Conventions (skip)
- 5.3 Building a datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.5 Microprogramming
- 5.6 Exception

The datapath there are

Name	Example	Comments
32 register	\$s0-\$s7,\$t0-\$t9, \$zero,\$a0-\$a3, \$v0-\$v1	Fast locations for data. In MIPS, data must be in registers to perform arithmetic. MIPS register \$zero always equals 0. \$gp(28) is the global pointer, \$sp(29) is the stack pointer, \$fp(30) is the frame pointer, and \$ra(31) is the return address.
30 Word Addresses signals line	Memory[0], Memory[4],, Menory[4294967292]	Accessed only by data transfer instructions. MIPS uses byte addresses, so sequential word addresses differ by 4. Memory holds data structures, arrays, and spilled registers, such as those saved on procedure calls.

Name	Register no.	Usage	Preserved on call
\$zero	0	The constant value 0	n,.a.
\$v0-\$v1	2-3	Values for results and expression evaluation	no
\$a0-\$a3	4-7	Arguments	no
\$t0-\$t7	8-15	Temporaries	no
\$s0-\$s7	16-23	Saved	yes
\$t8-\$t9	24-25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Framer pointer	yes
\$ra	31	Return address	yes

ALU OP for MIPS machine language

			of will officially lariquage			rangaage			
Name	Format			Exa	ample			Comment	
add	R	0	18	19	17	0	32	add \$s1, \$s2, \$s3	
sub	R	0	18	19	17	0	34	sub \$s1, \$s2, \$s3	
lw	I	35	18	17		100	1/4	lw \$s1, 100(\$s2)	
sw	I	43	18	17		100		sw \$s1, 100(\$s2)	
and	R	0	18	19	17	0	36	and \$s1, \$s2, \$s3	
or	R	0	18	19	17	0	37	or \$s1, \$s2, \$s3	
nor	R	0	18	19	17	0	39	nor \$s1, \$s2, \$s3	
addi		12	18	17		100		addi \$s1, \$s2,100	
ori	I	13	18	17		100		ori \$s1, \$s2,100	
beq		4	17	18		25		beq \$s1, \$s2,100	
bne	I	5	17	18		25	3	bne \$s1, \$s2,100	
slt	R	0	18	19	17	0	42	slt \$s1, \$s2,\$s3	
j	J	2			2500)	4	j 10000(see section 2.9)	
jr	R	0	31	0	0	0	8	j Sra	
jal	J	3			2500		Tole !	jar 10000(see section 2.9)	
Field size		6bits	5bits	5bits	5bits	5bits 5bits 6bits		All MIPS instruction 32 bits	
R-format	R	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format	
i-format		op	rs		₹/ , C	address Data tr		Data transfer ,branch format	

Instruction execution in MIPS

Fetch:

- Modify PC to point the next instruction

Instruction decoding & Read Operand:

- Will be translated into machine control command
- Reading Register Operands, whether or not to use

Executive Control:

Memory access:


- Write or Read data from memory
- Only LW/SW

Write results to register:

- If it is R-type instructions, ALU results are written to Rd
- If it is I-type instructions, Results are written to Rt

Instruction fetching three elements

How to connect? Who?




Instruction memory

Program counter


Adder

Instruction fetching unit




More Implementation Details

Abstract / Simplified View:




Register File--Built using D flip-flops




Register File

Write

Written to the register



- Register files
 - Foundation element of Computer (Part of Datapath)
 - **Aggregation of many Registers**
 - Register address. Control signals: Read/Write



Description: 32×32bits Register files

```
Module regs(clk, rst,reg_Rd_addr_A, reg_Rt_addr_B, reg_Wt_addr, wdata, we, rdata_A,
              rdata_B);
  input clk, rst, we;
  input [4:0] reg_Rd_addr_A, reg_Rt_addr_B, reg_Wt_addr;
  input [31:0] wdata;
  output [31:0] rdata_A, rdata_B;
                                                          // r1 - r31
  reg [31:0] register [1:31];
   integer i;
   assign rdata_A = (reg_Rd_addr_A == 0)? 0 : register[reg_Rd_addr_A]; // read
   assign rdata_B = (reg_Rt_addr_B == 0)? 0 : register[reg_Rt_addr_B]; // read
   always @(posedge clk or posedge rst)
   begin
                                                          // reset
         if (rst==1)
                             begin
            for (i=1; i<32; i=i+1)
            register[i] <= 0;
         end
         else begin
            if ((reg_Wt_addr != 0) && (we == 1))
                                                          // write
            register[reg_Wt_addr] <= wdata;</pre>
         end
   end
endmodule
```


Path Built using Multiplexer

- R-type instruction Datapath
- I-type instruction Datapath


```
@For ALU
```

- First, Look at the data flow within instruction execution

R type Instruction & Data stream




I type Instruction & Data stream




• if \$s2=1000, it will load word in element number 1200 to \$t0


I type Instruction & Data stream of beq




Combine the datapath R & I type



Combine the datapath R & I type



Combine the datapath R & I type




Chapter Five

The processor: Datapath and control

- 5.1 Introduction
- 5.2 Logic Design Conventions (skip)
- 5.3 Building a datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.5 Microprogramming
- 5.6 Exception

Building the Datapath

Use multiplexors to stitch them together



Note: control signals Page 306 F5.16

Building Control

Analyse for cause and effect

- Information comes from the 32 bits of the instruction
- Selecting the operations to perform (ALU, read/write, etc.)
- Controlling the flow of data (multiplexor inputs)
- ALU's operation based on instruction type and function code

R-format instruction (add, sub, and, or, slt)						
3 1 2 1	25 21	25 16	15 11	10 6	5 0	
Ор	Rs	Rt	Rd	Shamt	Funct	
6 bits	5bits	5bits	5bits	5bits	6bits	
I-format instruction (lw, sw, beq)						
Ор	Rs	Rt		Immed	diate	
6 bits	5bits	oits 5bits 16bits				
J-format instruction (add, sub, and, or, slt)						
Ор	address					
6 bits	26bits					

Instruction Code

P103

	Instruction Code							
		31 21	25 21	25 16	15 11	10 6	5 0	
add	R	000000	rs	rt	rd	00000	100000	
sub	R	000000	rs	rt	rd	00000	100010	
and	R	000000	rs	rt	rd	00000	100100	
or	R	000000	rs	rt	rd	00000	100101	
slt	R	000000	rs	rt	rd	00000	101010	
lw	Ι	100011	rs	rt	Immediate(displacement)			
SW		101011	rs	rt	Immediate(displacement)			
beq		000100	rs	rt	Immediate(offset)			
j	J	000010	address					

What should ALU do?

- e.g. what should the ALU do with these instructions
- Example: lw \$1, 100(\$2)

	OP	rs	rt		16 bit dis	placement	ALU op
lw	(100011)35	2	1	17	100		00
SW	(101011)43	2	1	- 0	100		00
R	000000(00)	rs(5)	rt(5)	rd(5)	shamt	func(6)	10


ALU control input3 -types

B negate	op	function
0	00	and
0	01	Or
0	10	Add
1	10	Sub
1	11	Slt


Why is the code for subtract 110 and not 011?

Scheme of Controller





The ALU control is where and other signals(7)





signals for datapath

Defined 7+2 control (p. 305)

Signal name	Effect when deasserted(=0)	Effect when asserted(=1)
RegDst	Select register destination number from the rt(20:16) when WR	Select register destination number from the rd(15:11) when WB
RegWrite	None	Register destination input is written with the value on the Write data input
ALUScr	The second ALU operand come from the second register file output (Read data 2)	The second ALU operand is the sign- extended lower 16 bits of the instruction
PCSrc	The PC is replaced by the output of the adder that computers the value PC+4	The PC is replaced by the output of the adder that computers the branch target.
MemRead	None	Data memory contents designated by the address input are put on the Read data output.
MemWrite	None	Data memory contents designated by the address input are replaced by value on the Write data input.
MemtoReg	The value fed to register Write data input comes from the Alu	The value fed to the register Write data input comes from the data memory.

Designing the Main Control Unit (First level)






	Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALU _{op1}	ALU _{op0}
	beq	Х	0	X	0	0	0	1	0	1
	R-format	1	0	0	1	0	0	0	1	0
	LW	0	1	1	1	1	0	0	0	0
Š	SW	Х	1	Х	0	0	1	0	0	0

Circuitry of main Controller

Simple combinational logic (truth tables)



Designing the ALU decoder (Second level)

Must describe hardware to compute 3-bit ALU conrol input

Instruction opcode	ALUop	Instruction operation	Funct field	Desired ALU action	ALU control Input
LW	00	Load word	XXXXXX	Load word	0010
SW	00	Store word	XXXXXX	Store word	0010
Beq	01	branch equal	XXXXXX	branch equal	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	Set on less than	101010	Set on less than	0111

Truth Table for ALU decoder

Describe it using a truth table (can turn into gates):


ALI	Funct field					Operation		
ALUOp1	ALUOp1 ALUOp0		F4	F3	F2	F1	FO	210
0	0	X	X	X	X	X	X	010
X	1	X	X	X	X	X	X	110
// 1	X	X	X	0	0	0	0	010
// 1	X	X	X	0	0	1	0	110
/ 1	X	X	X	0	1	0	0	000
1	X	X	X	0	1	0	1	001
1	X	X	X	1	0	1	0	111

Operation
$$2 = ALU_{op0} + ALU_{op1}(\overline{F}_{3}\overline{F}_{2}F_{1}\overline{F}_{0} + F_{3}\overline{F}_{2}F_{1}\overline{F}_{0})$$

Operation
$$1 = ALU_{op1}\overline{F}_{3}F_{2}\overline{F}_{1}\overline{F}_{0} + ALU_{op1}\overline{F}_{3}F_{2}\overline{F}_{1}F_{0}$$


Operation
$$0 = ALU_{op1}\overline{F}_{3}F_{2}\overline{F}_{1}F_{0} + ALU_{op1}F_{3}\overline{F}_{2}F_{1}\overline{F}_{0}$$

The ALU control signals----logic circuit





Our Simple Control Structure


- All of the logic is combinational
- - we use write signals along with clock to determine when to write
- Cycle time determined by length of the longest path





We are ignoring some details like setup and hold times











j instruction


instruction format

(000010)2


26 bits address

Implementation

$$pc = pc_{28\sim31}$$
 ## 26bits-address \times 4



Single Cycle Implementation performance for Iw



Performance in Single Cycle Implementation

Let's see the following table:

Instruction class	Instruction memory	Register read	ALU	Data memory	Register write	Total
R-format	2	1	2		1	6 ns
Load word	2	1	2	2	1	8 ns
Store word	2	1	2	2		7 ns
Branch	2	1	2			5 ns
Jump	2					2 ns

• The conclusion:

Different instructions needs different time.

The clock cycle must meet the need of the slowest instruction. So, some time will be wasted.

The CPU Performance Equation

CPU time = CPU clock cycles for a program × Clock cycle time

$$CPU time = \frac{CPU \ clock \ cycles \ for \ a \ program}{Clock \ rate}$$

$$CPI = \frac{CPU \text{ clock cycles for a program}}{Instruction count}$$

CPU time = Instruction count \times Clock cycle time \times Cycles per instruction

$$CPU time = \frac{Instruction count \times Clock cycle time}{Clock rate}$$

$$\frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Clock cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Clock cycle}} = \frac{\text{Seconds}}{\text{Program}} = \text{CPU time}$$

- CPU performance is dependent upon three characteristics:

 - clock cycles per instruction
 - and instruction count.
- It is difficult to change one parameter in complete isolation from others because the basic technologies involved in changing each characteristic are interdependent:

 - Instruction count—Instruction set architecture and compiler technology

MIPS (million instruction per second)

$$MIPS = \frac{Instruction count}{Execution time \times 10^6} = \frac{Clock rate}{CPI \times 10^6}$$

Execution time =
$$\frac{Instruction count}{MIPS \times 10^6}$$



- ***** Three problems with MIPS:
 - MIPS is dependent on the instruction set, making it difficult to compare MIPS of computers with different instruction sets.
 - MIPS varies between programs on the same computer.
 - Most importantly, MIPS can vary inversely to performance!

Single Cycle Problems

*


what if we had a more complicated instruction like floating point?

If so, the waste of time will be more serious.

- wasteful of area. The reason is the following:
 - Let's see the instruction 'mult'. This instruction needs to use the ALU repeatedly.
 - ❖But,in the single cycle implementation,one ALU can be used only once in one clock cycle.
 - **❖So,the instruction 'mult' will need many ALUs.The CPU will be very large.**

One Solution for Single Cycle Problems

- One Solution:
- a Multicycle datapath:



Chapter Five

The processor: Datapath and control

- 5.1 Introduction
- 5.2 Logic Design Conventions (skip)
- 5.3 Building a datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.5 Microprogramming
- 5.6 Exception

Multicycle Approach

- Break up the instructions into steps, each step takes a cycle
 - balance the amount of work to be done
 - restrict each cycle to use only one major functional unit
- At the end of a cycle
 - store values for use in later cycles
 - introduce additional internal registers

Analyse events: Five Execution Steps

- IF: Instruction Fetch
- ID: Instruction Decode and Register Fetch
- EX (BC): Execution, Memory Address
 Computation, or Branch Completion
- MEM (WB): Memory Access or R-type instruction completion
- WB: Write-back step

INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!

Step 1: Instruction Fetch

- Use PC to get instruction and put it in the Instruction Register.
 - IR = Memory[PC];
- Increment the PC by 4 and put the result back in the PC.

```
- PC = PC + 4;
```

 Can be described simply using RTL "Register-Transfer Language"

```
IR = Memory[PC];
PC = PC + 4;
```

- Can we figure out the values of the control signals?
- What is the advantage of updating the PC now?

Step 2: Instruction Decode and Register Fetch

- Read registers rs and rt in case we need them
- Compute the branch address in case the instruction is a branch
- RTL:

```
A = Reg[IR[25-21]];
B = Reg[IR[20-16]];
ALUOut = PC + (sign-extend(IR[15-0]) << 2);
```

 We aren't setting any control lines based on the instruction type

(we are busy "decoding" it in our control logic)

Step 3 (instruction dependent)

- ALU is performing one of three functions, based on instruction type
- Memory Reference (lw/sw):
 ALUOut = A + sign-extend(IR[15-0]);
- R-type:ALUOut = A op B;
- Branch:
 if (A==B) PC = ALUOut;
- jump: pc = pc31-28 + IR25-0 << 2

Step 4 (R-type or memory-access)

Loads and stores access memory

```
MDR = Memory[ALUOut]; # for lw
or
Memory[ALUOut] = B; # for sw
```

R-type instructions finish

```
Reg[rd]=Reg[ IR[15-11]] = ALUOut;
```

The write actually takes place at the end of the cycle on the edge

Write-back step (step 5)

• 1w

```
- Reg[rt]=Reg[IR[20-16]]= MDR;
```

What about all the other instructions?

Summary:

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps	
Instruction fetch	IR=Memory[PC] PC=PC+4				
Instruction decode/register fetch	A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2)				
Execution, address computation, branch/jump.completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A B) then PC = ALUOut	PC=PC[31-28] II (IR[25-0]<<2)	
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B			
Memory read completion		Load: Reg[IR[20-16]] = MDR			

Simple Questions

How many cycles will it take to execute this code? (LZ)

```
lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label  #assume not
add $t5, $t2, $t3
sw $t5, 8($t3)
```


Label: ...

- What is going on during the 8th cycle of execution?
 - Calculating memory address Lamsuy -
- In what cycle does the actual addition of \$t2 and \$t3 takes place?
 - No. 91




Reusing Resource


- We will be reusing functional units
 - ALU used to compute address and to increment PC
 - Memory used for instruction and data
- We will use a finite state machine for control



Scheme of Controller of Multicycle



How does it control in Multicycle Approach



Signals for datapath of Multicycle Defined 10+6 control (p. 324)						
Signal name	Effect when deasserted(=0)	Effect when asserted(=1)				
RegDst	Select register destination number from the rt(20:16) when WR.	Select register destination number from trd(15:11) when WB.				
RegWrite	None	Register destination input is written with the value on the Write data input				
ALUScrA	The first ALU operand is the PC	The first ALU operand come from the A register.				
MemRead	None	Memory contents at the location specified by the address input is put on the Memory data out.				
MemWrite	None	Memory contents at the location specified				

by the address input are replaced by value

The value fed to the register Write data

ALUOut is used to supply the address to

The output of memory is written into the IR.

The PC is written if the zero output from the

The is written; the source is controlled by

on the Write data input.

the memory unit.

ALU is also active.

PCSource.

input comes from the MDA.

Regusi	from the rt(20:16) when WR.	rd(15:11) when WB.
RegWrite	None	Register destination input is written with the value on the Write data input

The value fed to register Write data

input comes from the ALUOut

The PC is used to supply the

address to the memory unit.

None

None

None

MemtoReg

lorD


IRWrite

PCWrite

PCWriteCond

Control signals

Signal name	Value	Effect
ALUOp	00	The ALU performs an add operation.
	01	The ALU performs an subtract operation.
	10	The funct field of the instruction determines the ALUoperation
ALUScrB	00	The second input to the ALU comes from the B register.
	01	The second input to the ALU is the constant 4.
	10	The second input to the ALU is the sign-extended, lower 16 bits of the IR.
	11	The second input to the ALU is the sign-extended, lower 16 bits of the IR shift 2 bits.
PCSource	00	Output of the ALU(PC+4) is sent to the PC for writing.
	01	The contents of ALUOut (the branch target address) are sent to the PC writing.
	10	The jump target address (IR[25:0]shifted left 2 bits and concatenated with PC+4[31:28]) is sent to the PC for writing.




Implementing the Control

- Value of control signals is dependent upon:
 - what instruction is being executed
 - which step is being performed
- Let's go over the main control unit in the single-cycle implementation.

Review for singlecycle


Main control unit in the single-cycle implementation

R-type	0
lw	35
SW	43
beq	4



Review

Now,let's look at the AIU control unit.lt does not need to changed.




As same as the single-cycle

So,the following truth table remains the same.

ALUOp			Fı	ınc	Operation			
ALUOp1	ALUOp0	F5	F4	F3	F2	F1	F0	
0	0	X	X	X	X	X	X	010
X	1	X	X	X	X	X	X	110
1	X	X	X	0	0	0	0	010
1	X	X	X	0	0	1	0	110
1	X	X	X	0	1	0	0	000
1	Χ	X	X	0	1	0	1	001
1	X	X	X	1	0	1	0	111


Review: Finite state machines

- Finite state machines:
 - a set of states
 - next state function (determined by current state and the input)
 - output function (determined by current state and possibly input)




Difference in controller


- Do something different in each cycle
- Tow main ways to implement the control
 - 1. Finite state machine
 - 2. use microprogramming
- Next,we will discuss the first way.




State diagram for Instruction execute flow




Instruction fetch / decode and Reg fetch




Iw and sw




R-type




Branch



J-type



Graphical Specification of FSM




The truth table for the 16 datapath control outputs, which depend only on the state inputs.

Outputs		Input values (S[3–0])								
	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001
PCWrite	1	0	0	0	0	0	0	0	0	1
PCWriteCond	0	0	0	0	0	0	0	0	1	0
IorD	0	0	0	1	0	1	0	0	0	0
MemRead	1	0	0	1	0	0	0	0	0	0
MemWrite	0	0	0	0	0	1	0	0	0	0
IRWrite	1	0	0	0	0	0	0	0	0	0
MemtoReg	0	0	0	0	1	0	0	0	0	0
PCSource1	0	0	0	0	0	0	0	0	0	1
PCSource0	0	0	0	0	0	0	0	0	1	0
ALUOp1	0	0	0	0	0	0	1	0	0	0
ALUOp0	0	0	0	0	0	0	0	0	1	0
ALUSrcB1	0	1	1	0	0	0	0	0	0	0
ALUSrcB0	1	1	0	0	0	0	0	0	0	0
ALUSrcA	0	0	1	0	0	0	1	0	1	0
RegWrite	0	0	0	0	1	0	0	1	0	0
RegDst	0	0	0	0	0	0	0	1	0	0

The logic equations for the control unit shown in a shorthand form

Output	Current states	Ор
PCWrite	state0 + state9	
PCWriteCond	state8	
lorD	state3 + state5	
MemRead	state0 + state3	
MemWrite	state5	
IRWrite	state0	
MemtoReg	state4	
PCSource1	state9	
PCSource0	state8	
ALUOp1	state6	
ALU0p0	state8	
ALUSrcB1	state1 +state2	
ALUSrcB0	state0 + state1	
ALUSrcA	state2 + state6 + state8	
RegWrite	state4 + state7	
RegDst	state7	
NextState0	state4 + state5 + state7 + state8 + state9	
NextState1	state0	
NextState2	state1	(Op = 'lw')+(Op = 'sw')
NextState3	state2	(Op = 'lw')
NextState4	state3	
NextState5	state2	(Op = 'SW')
NextState6	state1	(Op = 'R-type')
NextState7	state6	
NextState8	state1	(Op = 'beq')
NextState9	state1	(Op = 'jmp')

Implemented using a block of combinational logic and a register to hold the the current state



Chapter Five

The processor: Datapath and control

- 5.1 Introduction
- 5.2 Logic Design Conventions (skip)
- 5.3 Building a datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.5 Microprogramming
- 5.6 Exception

Microinstruction format

- Microinstruction
 - control signal
 - position of next Microinstruction
- Representation
 - split into some fields

ALU			Register		PCWrite
control	SRC1	SRC2	control	Memory	control

- next position
 - sequential
 - dispatch table (jump)

Microinstruction format

Field name	Value	Signals active
	Add	ALUOp = 00
ALU control	Subt	ALUOp = 01
	Func code	ALUOp = 10
SRC1	PC	ALUSrcA = 0
	Α	ALUSrcA = 1
	В	ALUSrcB = 00
SRC2	4	ALUSrcB = 01
	Extend	ALUSrcB = 10
	Extshft	ALUSrcB = 11
	Read (Reg fetch)	A=Reg[IR ₂₅₋₂₁], B=Reg[IR ₂₀₋₁₆]
	Write ALU	RegWrite,
Register		RegDst = 1,
control		MemtoReg = 0
	Write MDR	RegWrite,
		RegDst = 0,
		MemtoReg = 1


Microinstruction format

Mem address is from

	ReadPC	MemRead, lorD = 0
Memory	Read ALU	MemRead,
	Write ALU	lorD = 1 MemWrite,
		lorD = 1
	ALU	PCSource = 00 PCWrite
PC write control	ALUOut-cond	PCSource = 01 , PCWriteCond
	jump address	PCSource = 10 , PCWrite
	Seq	AddrCtl = 11
Sequencing	Fetch	AddrCtI = 00
l ' "	Dispatch 1	AddrCtl = 01
	Dispatch 2	AddrCtl = 10

Steps of Instructions

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps			
Instruction fetch		IR = Memory[PC] PC = PC + 4					
Instruction decode/register fetch	A = Reg [IR[25-21]] B = Reg [IR[20-16]] ALUOut = PC + (sign-extend (IR[15-0]) << 2)						
Execution, address computation, branch/jump completion	ALUOut = A op B	ALUOut = A + sign-extend (IR[15-0])	if (A — B) then PC = ALUOut	PC = PC [31-28] II (IR[25-0]<<2)			
Memory access or R-type completion	Reg [IR[15-11]] = ALUOut	Load: MDR = Memory[ALUOut] or Store: Memory [ALUOut] = B					
Memory read completion		Load: Reg[IR[20-16]] = MDR					



Microprogramming

- A specification methodology
 - appropriate if hundreds of opcodes, modes, cycles, etc.
 - signals specified symbolically using microinstructions

address	Label	ALU control	SRC1	SRC2	Register control	Memory	PCWrite control	Sequencing
0000	Fetch	Add	PC	4		Read PC	ALU	Seq
0001		Add	PC	Extshft	Read			Dispatch 1
0010	Mem1	Add	Α	Extend				Dispatch 2
0011	LW2					Read ALU		Seq
0100					Write MDR			Fetch
0101	SW2					Write ALU		Fetch
0110	Rformat1	Func code	Α	В				Seq
0111					Write ALU			Fetch
1000	BEQ1	Subt	Α	В			ALUOut-cond	Fetch
1001	JUMP1						Jump address	Fetch

微指令编码


Label		SRC1	SRC2	ALU Register Control SRC1 SRC2 control	Memory	PCWrite control	Sequencing
Fetch	Add	Э	7		Read PČ ALL	ALU	Sed
	Add	Э	Extshft Read	Read			Dispatch 1
Mem1	Add	А	Extend				Dispatch 2
LW2					Read ALL	ſ	Sed
				Write MDR	2		Fetch
SW2					Write ALL	ſ	Fetch
Rformat1	Rormat1Func codeA	βA	В				Sed
				Write ALU			Fetch
BEQ1 Subt	Subt	А	В			ALUOut-cond Fetch	Fetch
JUMP1						Jump addressFetch	sFetch

A 1 1 1	0	0	0	0	0	0	1	0	0	0
ALU	0	0	0	0	0	0	0	0	1	0
SRC1	0	0	7	0	0	0	1	0	7	0
CDCC	0	1	1	0	0	0	0	0	0	0
SRC2	1	1	0	0	0	0	0	0	0	0
_	1	0	0	0	0	0	0	0	0	0
Register	0	0	0	0	1	0	0	1	0	0
Register control	0	0	0	0	0	0	0	1	0	0
	0	0	0	0	1	0	0	0	0	0
Mo	1	0	0	1	0	0	0	0	0	0
Memory control	0	0	0	0	0	1	0	0	0	0
ry ol	0	0	0	1	0	1	0	0	0	0
	0	0	0	0	0	0	0	0	0	1
PCWite	0	0	0	0	0	0	0	0	1	0
Vite	1	0	0	0	0	0	0	0	0	1
	0	0	0	0	0	0	0	0	1	0
Seq	1	0	1	1	0	0	1	0	0	0
pq	1	1	0	1	0	0	1	0	0	0

ALUOp1 ALUOp0 **ALUSrcA** ALUSrcB1 **ALUSrcBO IRWrite** RegWrite RegDst MemtoReg MemRead MemRead IorD PCSource1 PCSource0 **PCWrite PCWriteCond** Addrctl1 **Addrct10**

Microprogramming

What are the Microinstructions?



Details


Dispatch ROM1			
Op	Opcode name	Value	
000000	R-format	0110	
000010	jmp	1001	
000100	beq	1000	
100011	lw	0010	
101011	SW	0010	

Dispatch ROM 2			
0p	Opcode name	Value	
100011	1w	0011	
101011	ទស	0101	

	PLAc	or ROM			
. 1	Í				
Adder	Sta	ate			
7.333	M 3 2	1 0			AddrOtl
	Dispatch ROM2	Dispatch	ROM1		
	<u> </u>		Address	select logic	
_	dO				
	Instruction opcode	n register le field			

State number	Address-control action	Value of AddrCtl
0	Use incremented state	3
1	Use dispatch ROM1	1
2	Use dispatch ROM2	2
3	Use incremented state	3
4	Replace state number by 0	0
5	Replace state number by 0	0
6	Use incremented state	3
7	Replace state number by 0	0
8	Replace state number by 0	0
9	Replace state number by 0	0

Seeing to CD



Chapter Five

The processor: Datapath and control

- 5.1 Introduction
- 5.2 Logic Design Conventions (skip)
- 5.3 Building a datapath
- 5.4 A Simple Implementation Scheme
- 5.5 A Multicycle Implementation
- 5.5 Microprogramming
- 5.6 Exception

5.6 Exception

- The cause of changing CPU's work flow:
 - Control instructions in program (bne/beq, j, jal, etc)
 It is foreseeable in programming flow
 - Something happen suddenly (Exception and Interruption)
 - It is unpredictable
- Unexpected events
 - Exception: from within processor (overflow, undefined instruction, etc)
 - Interruption : from outside processor (input /output)

5.6 Exception

- Exception
 - An Exception is a unexpected event from within processor.
- We follow the MIPS convention, using the term exception to refer to any unexpected change in control flow.
- Here we will discuss two types exceptions:
 - arithmetic overflow
 - undefined instruction

How Exceptions Are Handled

- When exception happens, the processor must do something.
- The predefined process routines are saved in memory when computer starts.
- Problem: how can CPU goto relative routine when an exception occurs.
- CPU should know
 - the cause of exception
 - which instruction generate the exception

How Exceptions Are Handled

Design

- add a register: exception program counter(EPC)
 save the address of the offending instruction


Another method is to use vector interrupts

Exception type	vector address
undefine instr	c0 00 00 00 _H
overflow	c0 00 00 20 _H

How Control Checks for Exceptions

- add control signal
 - CauseWrite for CauseReg
 - EPCWrite for EPCEPC = PC 4 (completed by ALU)
- process of control
 - CauseReg = 0 or 1
 - EPC = PC 4
 - PC <--- address of process routine (ex. c0000000)


How Control Checks for Exceptions




How Control Checks for Exceptions

- detect exceptions
 - Undefined instruction
 when no next state is defined from state 1 for op value. New state 10 is introduced.
 - Overflow

Overflow is occured only in R-type instruction. Overflow is provided as an output from the ALU. This signal is used in the modified FSM to specify an additional state 11 for state 7.





Chapter Seven

Large and Fast: Exploiting Memory Hierarchy

Qingsong Shi

Email: zjsqs@zju.edu


Website: http://zjsqs.hzs.cn Zhej i ang Uni versi ty' 2006

7.1 Introduction

Memories: Review

SRAM:

- value is stored on a pair of inverting gates
- very fast but takes up more space than DRAM (4 to 6 transistors)



Memories: Review

DRAM:


- value is stored as a charge on capacitor (must be refreshed)
- very small but slower than SRAM (factor of 5 to 10)

Write

- Charge bitline HIGH or LOW and set wordline HIGH


Read

- Bit line is precharged to a voltage halfway between HIGH and LOW, and then the word line is set HIGH.
- Depending on the charge in the cap, the precharged bitline is pulled slightly higher or lower.
- Sense Amp Detects change



Word

DRAM logical organization (64 Mbit)



Square root of bits per RAS/CAS

Problems in memory designing

In fact

Memory technology	Typical access time	Cost per GByte (2004)
SRAM	0.5-5ns	\$4000-\$10,000
DRAM	50-70ns	\$100-\$200
Magnetic disk	5,000,000-20,000,000ns	

Users want large and fast memories!

Locality---- two important concepts

1. temporal locality (locality in time):

If an item is referenced, it will tend to be referenced again soon.


2. spatial locality (locality in space):

If an item is referenced, items whose addresses are close by will tend to be referenced soon.

- As we know, these tow principles actually exists in most programs.
 - Why does code have locality?
- Our initial focus: two levels (upper, lower)
 - block: minimum unit of data
 - hit: data requested is in the upper level
 - miss: data requested is not in the upper level

Solutions

Build a memory hierarchy



Some important items

hit: The CPU accesses the upper level and succeeds.

Miss: The CPU accesses the upper level and fails.

Hit time:

The time to access the upper level of the memory hierarchy, which includes the time needed to determine whether the access is a hit or a miss.


miss penalty:

The time to replace a block in the upper level with the corresponding block from the lower level, plus the time to deliver this block to the processor.

Exploiting Memory Hierarchy

The method

- Hierarchies bases on memories of different speeds and size
- · The more closely CPU the level is, the faster the one is.
- · The more closely CPU the level is, the smaller the one is.
- · The more closely CPU the level is, the more expensive



There has been exploited Memory Hierarchy

1. The basics of Cache: SRAM and DRAM (main memory)

The solution is in speed

2. Visual Memory: DRAM and DISK

The solution is in size

7.2 The basics of Cache

Simple implementations

• For each item of data at the lower level, there is exactly one location in the cache where it might be.

e.g., lots of items at the lower level share locations in the upper level

X4
X1
Xn – 2
Xn – 1
X2
Х3

а	Before	the	reference	to Xn
а.	DCIOIC	UIIC	ICICICIICC	to All

X4
X1
Xn - 2
Xn – 1
X2
Xn
Х3


b. After the reference to Xn

Two issues:

- How do we know if a data item is in the cache?
- If it is, how do we find it?
- Our first example: "direct mapped"
 - block size is one word of data

Direct Mapped Cache


Where can a block be placed in the upper level?



- · Direct-mapping algorithm. memory address is modulo the number of blocks in the cache
- · Fortunately, while the cache has 2ⁿ blocks, the orresponding index is equal to the lowest n bits of memory block address. Here n=3. Let's check

Accessing a cache---how do we find it?

Memory block address is larger than cache block address



valid bit

Index	V	Tag	Data
000	N		
001	N		a strong the st
010	N		
011	N	445 11 44	
100	N		
101	N		
110	N	ALM STATE OF	
111	N		

a. The initial state of the cache after power-on

Access sequence

10110,11010,10110,11010,10000,00011,10000,10010

Index	٧	Tag	Data
000	N		
001	Z		
010	Z		
011	N	Mary Mark	Mark Street
100	N		
101	N		
110	Υ	(10) ₂	Memory(10110)
111	N		

Index	V	Tag	Data
000	N		
001	Z		
010	Υ	(11) ₂	Memory(11010)
011	N	THE STATE OF	
100	N		
101	N	BUT THE ST	300年間第二級
110	Υ	(10) ₂	Memory(10110)
111	N		

d. After handling a hit of address(10110)

Index	V	Tag	Data
000	N		
001	Z		
010	Υ	(11) ₂	Memory(11010)
011	N		
100	N		
101	N		
110	Υ	(10) ₂	Memory(10110)
111	N		

c. After handling a miss of address(11010)

	of Arter Harlaning a miss of address(11010)				
Index	٧	Tag	Data		
000	N				
001	Z				
010	Y	(11) ₂	Memory(11010)		
011	N				
100	N				
101	N		State His		
110	Υ	(10) ₂	Memory(10110)		
111	N				

e. After handling a hit of address(11010) 4

Access sequence-2

10110,11010,10110,11010,10000,00011,10000,10010

Index	٧	Tag	Data
000	Υ	(10) ₂	Memory(10000)
001	N		
010	Y	(11) ₂	Memory(11010)
011	N	Marine Marine	
100	Z		
101	Z		
110	Y	(10) ₂	Memory(10110)
111	N		

Index	V	Tag	Data
000	Υ	(10) ₂	Memory(10000)
001	Z		
010	Y	(11) ₂	Memory(11010)
011	Υ	(00) ₂	Memory(00011)
100	N		
101	N	BUT THE ST	1377年11月 156
110	Υ	(10) ₂	Memory(10110)
111	N		

h. After handling a hit of address(10000)


Index	V	Tag	Data
000	Υ	(10) ₂	Memory(10000)
001	N		
010	Υ	(11) ₂	Memory(11010)
011	Υ	(00) ₂	Memory(00011)
100	N		
101	N		
110	Υ	(10) ₂	Memory(10110)
111	N		

g. After handling a miss of address(00011)

g. Arter Harianny a miss of address(00011)				
Index	V	Tag	Data	
000	Υ	(10) ₂	Memory(10000)	
001	Z			
010	Y	(11)→ (10) ₂	Memory(10010)	
011	Y	(00) ₂	Memory(00011)	
100	N			
101	N		March 19	
110	Υ	(10) ₂	Memory(10110)	
111	N			

i. After handling a miss of address(10010) 15

Direct Mapped Cache construction



Bits in Cache

Example

How many total bits are required for a direct-mapped cache
 16KB of data and 4-word blocks, assuming a 32-bit address?

Answer

- 16KB=4KWord=2¹² words
- One block=4 words = 2² words
- Number of blocks (index bit) = $2^{12} \div 2^2 = 2^{10}$ blocks
- Data bits of block =4×32=128 bits
- Tag bits = address index-block size = 32-10-2-2 = 18 bits
- · Valid bit = 1 bit
- Total Cache size = $2^{10} \times (128+18+1) = 2^{10} \times 147 = 147$ Kbits = 18.4KB
- · It is about 1.15 times as many as needed just for the data

Mapping an Address to Multiword Cache Block

Example

- Consider a cache with 64 blocks and a block size of 16 bytes.
- What block number does byte address 1200 map to?

Answer

(Block address) modulo (Number of cache blocks)

Where the address of the block is

75 modulo 64 = 11

Notice!!!

Here: 1200 ←→ 1215

Handling Cache reads hit and Misses

Read hits

- this is what we want!

Read misses—two kinds of misses

- instruction cache miss
- data cache miss

let's see main steps taken on an instruction cache miss

- stall the CPU, fetch block from memory, deliver to cache, restart CPU read
- 1. Send the original PC value (current PC-4) to the memory.
- 2. Instruct main memory to perform a read and wait for the memory to complete its access.
- 3. Write the cache entry, putting the data from memory in the data portion of the entry, writing the upper bits of the address (from the ALU) into the tag field, and turning the valid bit on.
- 4. Restart the instruction execution at the first step, which will refetch the instruction again, this time finding it in the cache.

Handling Cache Writes hit and Misses

- Write hits: Difference Strategy
 - write-back: Cause Inconsistent
 - · Wrote the data into only the data cache
 - Strategy ---- write back data from the cache to memory later
 Fast
 - write-through: Ensuring Consistent
 - Write the data into both the memory the cache
 - Strategy ---- writes always update both the cache and the memory
 - Slower----write buffer
- Write misses:
 - read the entire block into the cache, then write the word

Deep concept in Cache

Four Questions for Memory Hierarchy Designers

Caching is a general concept used in processors, operating systems, file systems, and applications.

There are Four Questions for Memory Hierarchy Designers

Q1: Where can a block be placed in the upper level?

(Block placement)

- Fully Associative, Set Associative, Direct Mapped
- Q2: How is a block found if it is in the upper level?

 (Block identification)
 - Tag/Block
- Q3: Which block should be replaced on a miss?
 (Block replacement)
 - Random, LRU, FIFO
- Q4: What happens on a write?

(Write strategy)

- Write Back or Write Through (with Write Buffer)

Q1: Block Placement

Direct mapped


- Block can only go in one place in the cache
 Usually address MOD Number of blocks in cache
- Fully associative

Block can go anywhere in cache.

- Set associative
 - Block can go in one of a set of places in the cache.
 - A set is a group of blocks in the cache.

 Block address MOD Number of sets in the cache
 - If sets have n blocks, the cache is said to be n-way set associative.
 - •Note that direct mapped is the same as 1-way set associative, and fully associative is m-way set-associative (for a cache with m blocks).

Figure 8-32 Block Placement



Q2: Block Identification


- Every block has an address tag that stores the main memory address of the data stored in the block.
- When checking the cache, the processor will compare the requested memory address to the cache tag -- if the two are equal, then there is a cache hit and the data is present in the cache
- Often, each cache block also has a valid bit that tells if the contents of the cache block are valid

The Format of the Physical Address




- The Index field selects
 - The set, in case of a set-associative cache
 - The block, in case of a direct-mapped cache
 - Has as many bits as log2(#sets) for setassociative caches, or log2(#blocks) for directmapped caches
- The Byte Offset field selects
 - The byte within the block
 - Has as many bits as log2(size of block)
- The Tag is used to find the matching block within a set or in the cache
 - Has as many bits as Address_size Index_size Byte Offset Size

Direct-mapped Cache Example (1-word Blocks)




Fully-Associative Cache example (1-word Blocks)



2-Way Set-Associative Cache


Assume cache has 4 blocks and each block is 1 word



28

Q3: Block Replacement

- In a direct-mapped cache, there is only one block that can be replaced
- In set-associative and fully-associative caches, there are N blocks (where N is the degree of associativity



Strategy of block Replacement

- Several different replacement policies can be used
 - Random replacement randomly pick any block
 - Easy to implement in hardware, just requires a random number generator
 - Spreads allocation uniformly across cache
 - · May evict a block that is about to be accessed
 - Least-recently used (LRU) pick the block in the set which was least recently accessed
 - Assumed more recently accessed blocks more likely to be referenced again
 - This requires extra bits in the cache to keep track of accesses.
 - First in, first out (FIFO) -Choose a block from the set which was first came into the cache


Q4: Write Strategy

- When data is written into the cache (on a store), is the data also written to main memory?
 - If the data is written to memory, the cache is called a *write-through cache*
 - Can always discard cached data most up-to-date data is in memory
 - Cache control bit: only a *valid* bit
 - memory (or other processors) always have latest data
 - If the data is NOT written to memory, the cache is called a *write-back cache*
 - Can't just discard cached data may have to write it back to memory
 - Cache control bits: both *valid* and *dirty* bits
 - much lower bandwidth, since data often overwritten multiple times
- Write-through adv: Read misses don't result in writes, memory hierarchy is consistent and it is simple to implement.
- Write back adv: Writes occur at speed of cache and main memory bandwidth is smaller when multiple writes occur to the same block.

Write stall

- Write stall ---When the CPU must wait for writes to complete during write through
- Write buffers
 - A small cache that can hold a few values waiting to go to main memory.
 - To avoid stalling on writes, many CPUs use a write buffer.
 - This buffer helps when writes are clustered.
 - It does not entirely eliminate stalls since it is possible for the buffer to fill if the burst is larger than the buffer.

Write buffers




Write misses

Write misses

- If a miss occurs on a write (the block is not present), there are two options.
- Write allocate
 - The block is loaded into the cache on a miss before anything else occurs.
- Write around (no write allocate)
 - · The block is only written to main memory
 - · It is not stored in the cache.
- In general, write-back caches use writeallocate, and write-through caches use write-around.


Larger blocks exploit spatial locality

 Taking advantage of spatial locality to lower miss rates with many word in the block:



Designing the Memory system to Support Cache


Make reading multiple words easier by using banks of memory



- a. One-word-wide memory organization
- It can get a lot more complicated...

Performance basic memory organization

Assume



1 clock cycles to send the address

15 memory bus clock cycles for each DRAM access initiated

1 bus clock cycles to send a word of data

Block size is 4 words

Every word is 4 bytes

The time to transfer one word is 1+15+1=17

The miss penalty (The time to transfer one block is):

$$\begin{array}{c} 1+4\times (1+\frac{1}{4}5) \overline{+} 65 \quad \text{CLKs} \\ \text{Bandwidth} : \quad \overline{65} \approx \overline{4} \end{array}$$

Only one word is useful, and three other words may be useless. So, for caches using four-word blocks, this memory system is not viable.

Memory

Performance in Wider Main Memory

With a main memory width of 2 words(64bits)

The miss penalty: 4words/Block

$$1+2\times(15+1)=33$$
 CLKs

Bandwidth:

$$\frac{4\times4}{33} = \frac{16}{33} \approx 0.48$$

only two times that needed to **transfer** one word.

With a main memory width of 4 words(128bits)

The miss penalty:

$$1+1\times(15+1)=17$$
 CLKs

Bandwidth:

$$\frac{4\times4}{17} = \frac{16}{17} \approx 0.98$$

Equal to time to transfer one word.



CPU

cache

Multiplexor

BUS

Performance in Four-way interleaved memory

· With 4 banks Interleaved Memory




$$1+15 + (4 \times 1) = 20.$$

Bandwidth:

$$rac{4 imes4}{20}=0.8$$
 Almost equal to time

Four-way interleaved memory



Optimizes sequential address access patterns



CPU

Cache

Bus

Memory

bank 2

Memory

bank 3

Memory

bank 1

Memory

bank 0

DRAM developed


Year introduced	Chip size	\$ per MB	Total access time to a new row/column	Columm access time to existing row
1980	64Kbit	\$1500	250ns	150ns
1983	128Kbit	\$500	185ns	100ns
1985	1Mbit	\$200	135ns	40ns
1989	4Mbit	\$50	110ns	40ns
1992	16Mbit	\$15	90n <i>s</i>	30ns
1996	64Mbit	\$10	60n <i>s</i>	12ns
1998	128Mbit	\$4	60ns	10ns
2000	256Mbit	\$1	55n <i>s</i>	7ns
2002	512Mbit	\$0.25	50ns	5ns
2004	1024Mbit	\$0.10	45ns	3ns

DRAM size increased by multiples of four approximately once every three year until 1996, and thereafter doubling approximately every two years.

5.40

Performance in different block size

Increasing the block size tends to decrease miss rate:



Use split caches because there is more spatial locality in code:

	Block size in	Instruction	Data miss	Effective combined
Program	words	miss rate	rate	miss rate
gcc	1	6.1%	2.1%	5.4%
Street,	4	2.0%	1.7%	1.9%
spice	1	1.2%	1.3%	1.2%
	4	0.3%	0.6%	0.4% Q.S.Shi ZheJiang University

7.3 Measuring and improving cache performance

- In this section, we will discuss two questions:
 - 1. How to measure cache performance?
 - 2. How to improve performance?
- The main contents are the following:
 - 1. Measuring cache performance
 - 2. Reducing cache misses by more flexible placement of blocks
 - 3. Reducing the miss penalty using multilevel caches

Average Memory Assess time = hit time + miss time

- = hit rate \times Cache time + miss rate \times memory time
- $= 99\% \times 5 + (1-99\%) \times 45 = 5.5$ ns

Measuring cache performance

We use CPU time to measure cache performance.

CPU time=
$$\frac{\text{CPU}_{\text{time}} = I \times \text{CPI} \times \text{Clock}}{\text{(CPU execution clock cycles + Memory-stall clock cycles)} \times \text{Clock cycle time}}$$

Memory-stall clock cycles = # of instructions 'miss ratio 'miss penalty = Read-stall cycles + Write-stall cycles

For Read-stall

Read-stall cycles =
$$\frac{\text{Read}}{\text{Program}} \times \text{Read miss rate} \times \text{Read miss penalty}$$

For a write-through plus write buffer scheme:

+ Write buffer stalls

- If the write buffer stalls are small, we can safely ignore them.
- If the cache block size is one word, the write miss penalty is Oshi ZheJiang University

Combine the reads and writes

- In most write-through cache organizations, the read and write miss penalties are the same
 - the time to fetch the block from memory.
- · If we neglect the write buffer stalls, we get the following equation:

Memory-stall clock cycles =

We can also write this as:

$$\frac{\text{Memory-stall clock cycles}}{\text{Program}} \times \frac{\text{Misses}}{\text{Instructions}} \times \text{Miss penalty}$$

Calculating cache performance

Assume:

instruction cache miss rate 2%
data cache miss rate 4%
CPI without any memory stalls 2
miss penalty 100 cycles

The frequency of all loads and stores in gcc is 36%, as we see in Figure 3.26, on page 288.

- Question: How faster a processor would run with a perfect cache?
- Answer:

Instruction miss cycles =
$$I \times 2\% \times 100$$
 = 2.00I
Data miss cycles = $I \times 36\% \times 4\% \times 100$ = 1.44I
Total memory-stall cycles= 2.00I+ 1.44I = 3.44 I
CPI with stall = CPI with perfect cache + total memory-stalls
= $(2 + 3.44)I = 5.44I$

How faster a processor for ideal

$$\frac{\text{CPU time with stalls}}{\text{CPU time with perfect cache}} = \frac{I \times \text{CPI}_{\text{stall}} \times \text{Clock cycle}}{I \times \text{CPI}_{\text{perfect}} \times \text{Clock cycle}}$$
$$= \frac{\frac{\text{CPI}_{\text{stall}}}{\text{CPI}_{\text{perfect}}}}{\frac{1}{\text{CPI}_{\text{perfect}}}} = \frac{1 \times \frac{1}{1} \times \frac{1}{1}}{2} = \frac{1 \times \frac{1}{1$$

What happens if the processor is made faster?

Assume CPI reduces from 2 to 1

CPI with stall = CPI with perfect cache + total memory-stalls =(1+3.44)I = 4.44I

$$\frac{\text{CPU time with stalls}}{\text{CPU time with perfect cache}} = \frac{\text{CPI}_{\text{stal}}}{\text{CPII}_{\text{perfect}}} = \frac{4.44}{1} = 4.44$$

Ratio time for Memory stalls

from
$$\frac{3.44}{5.44}$$
 =63% to $\frac{3.44}{4.44}$ =77%

Calculating cache performance with Increased Clock Rate

- Suppose we increase the performance of the computer in the previous example by doubling its clock rate for same memory system.
- Question: How much faster will the computer be with the faster clock to slow clock?
- Answer

Total miss cycles per instruction =
$$(2\% \times 200) + 36\% \times (4\% \times 200) = 6.88$$

CPI with cache misses = $2 + 6.88 = 8.88$

$$= \frac{IC \times CPl_{slow clock} \times Clock cycle}{IC \times CPl_{fast clock} \times Clock cycle/2} = \frac{5.44}{8.88 \times 1/2} = 1.23$$


This, the computer with the faster clock is about 1.2 times faster rather than 2 time faster. Q.S.Shi ZheJiang University

Solution 1

Reducing cache misses by more flexible placement of blocks

- (1) The disadvantage of a direct-mapped cache
- (2) The basics of a set-associative cache
- (3) Miss rate versus set-associative
- (4) Locating a block in the set-associative cache
- (5) Size of tags versus set associative
- (6) Choosing which block to replace

The disadvantage of a direct-mapped cache




- If the CPU requires the following memory units sequentially: word 0,word 8 and word 0. Word 0 and word 8 both are mapped to cache block 0, so the third access will be a miss.
- But obviously, if one memory block can be placed in any cache block, the miss can be avoided. So, there is possibility that the miss rate can be improved.


The basics of a set-associative cache Decreasing miss ratio with associativity

- A set-associative cache is divided into some sets. A set contains several blocks.
- A memory block is mapped to a set in the cache through a mapping algorithm.
 - The memory block can be placed in any block in the corresponding set.
- The mapping algorithm is: (set with direct-mapped)
 Set number (Index) =
 (Memory block number) modulo (Number of sets in the cache)
 - If a set has only one block, this set-associative cache is actually a direct-mapped cache.
 - If a set-associative cache has only one set, this set-associative cache is called a fully-associative cache.

Memory block whose address is 12 in a cache with 8 blocks for different mapped



An eight-block cache configured as variety-way



Eight-way set associative (fully associ	ative)
---	--------

Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data	Tag	Data
			72.71												

Miss rate versus set-associativity

Assume: there are three small caches, each consisting of four oneword blocks.

One cache is direct-mapped, the second is two-way set associative and the third is fully associative.

Question: Given the following sequence of block addresses: 0,8,0,6,8, find the number of misses for each cache organization.

Answer: for direct-mapped 6 misses

	Hit or	Contents after each reference						
Memory		Set 0	Set 1	Set 2	Set 3			
block	miss	Block 0	Block 1	Block 2	Block 3			
0	Miss	M[0]						
8	Miss	M[8]						
0	Miss	M[0]						
6	Miss	M[0]		M[6]	2.50			
8	Miss	M[8]		M[6]	ZheJiang University 5			

Second, for the two-way set associative cache. 5 misses

		Contents after each reference							
Memory	Hit or	Se	t 0	Set 1					
block	miss	Block 0	Block 1	Block 2	Block 3				
0	Miss	M[0]							
8	Miss	M[0]	M[8]						
0	Hit	M[0]	M[8]						
6	Miss	M[0]	M[6]						
8	Miss	M[8]	M[6]						

Finally, for the fully associative cache. 3 misses

Memory		Contents after each reference						
	Hit or	Only one set						
block	miss	Block 0	Block 1	Block 2	Block 3			
0	Miss	M[0]	N 300 - 1					
8	Miss	M[0]	M[8]					
0	Hit	M[0]	M[8]					
6	Miss	M[0]	M[8]	M[6]	4-1-17			
8	Hit	M[0]	M[8]	M[6]				


How much of a reduction in the miss rate is achieved by associativity?

Associativity	Data miss rate
1	10.3%
2	8.6%
4	8.3%
8	8.1%

The data cache miss rates for organization like the Intrinsuty FastMATH processor for SPEC2000 benchmarks with associativity varying form one-way to eight-way.

· Data cache organization is 64KB data cache and 16-word block

Locating a block in the set-associative cache



• The implementation of a four-way set-associative cache requires four comparators and a 4-to-1 multiplexor.

a.s.shi ZheJiang University

Size of tags versus set associativity

Assume

Cache size is 4K Block
Block size is 4 words

Physical address is 32bits

Question

Find the total number of set and total number of tag bits for variety associativity

Answer

Offset size (Byte) = 16= 24

4 bits for address

Number of memory block = $2^{32} \div 2^4 = 2^{28}$

28 bits for Block address

Number of cache block = 2^{12}

12 bits for Block address

For direct-mapped

Bits of index = 12 bits

bits of Tag = $(28-12) \times 4K=16 \times 4K=64$ Kbits

For two-way associative

Number of cache set = $2^{12} \div 2 = 2^{11}$

Bits of index = 12-1=11 bits

Bits of Tag = $(28-11) \times 2 \times 2K = 17 \times 2 \times 2K = 68$ Kbits

For four-way associative

Number of cache set = $2^{12} \div 4 = 2^{10}$

Bits of index = 12-1=10 bits

Bits of Tag = (28-10) $\times 4 \times 1 \text{K} = 18 \times 4 \times 1 \text{K} = 72 \text{ Kbits}$

For full associative

Number of cache set = $2^{12} \div 2^{12} = 2^{0}$

Bits of index = 12-12=0 bits

Bits of Tag = $(28-0) \times 4K \times 1 = 128$ Kbits

	Direct	2-way	4-way	Fully
Index(bit)	12	11	10	0
Tag(bit)	16	17	18	28

Choosing which block to replace

- · In an associative cache, we must decide which block to replace when a miss happens and the corresponding set is full.
- The most commonly used scheme is least recently used (LRU), which we used in the previous example. In an LRU scheme, the block replaced is the one that has been unused for the longest time.
- For a two-way set associative cache, the LRU can be implemented easily. We could keep a single bit in each set. We set the bit whenever a specific block in the set is referenced, and reset the bit whenever another block is referenced.
- · As associativity increases, implementing LRU gets harder.

Decreasing miss penalty with multilevel caches

Add a second level cache:

- often primary cache is on the same chip as the processor
- use SRAMs to add another cache above primary memory (DRAM)
- miss penalty goes down if data is in 2nd level cache

Example:

- CPI of 1.0 on a 5GHz machine with a 2% miss rate, 100ns DRAM access
- Adding 2nd level cache with 20ns access time decreases miss rate to 2%
- Miss penalty to main memory is

$$\frac{100\text{ns}}{0.2} = 500 \text{ clock cycles}$$

The CPI with one level of caching

Total CPI = 1.0 + Memory-stall cycles per instruction
=
$$1.0 + 2\% \times 500 = 11.0$$

Miss penalty with levels of cache without access main memory

$$\frac{5ns}{0.2} = 25$$
 clock cycles

The CPI with Two level of cache with 0.5% miss rate for main memory

Total CPI = 1.0 + Primary stalls per instruction + Secondary stalls per instruction = $1 + 2\% \times 25 + 0.5\% \times 500$ = 1.0 + 0.5 + 2.5 = 4.0


The processor with secondary cache is faster by

$$\frac{11.0}{4.0} = 2.8$$

- Using multilevel caches:
 - try and optimize the hit time on the 1st level cache
 - try and optimize the miss rate on the 2nd level cache

7.4 Virtual Memory

Main memory can act as a cache for the secondary storage (disk)




Advantages:

- illusion of having more physical memory
- program relocation
- protection


Pages: virtual memory blocks

Page faults: the data is not in memory, retrieve it from disk

- huge miss penalty, thus pages should be fairly large (e.g., 4KB)
- reducing page faults is important (LRU is worth the price)
- can handle the faults in software instead of hardware
- using write-through is too expensive so we use write back




Page Tables



Placing a page and finding it again ---- Page Tables

Virtual memory systems use fully associative mapping method




Page faults

 When the OS creates a process, it usually creates the space on disk for all the pages of a process.

 When a gage fault occurs, the OS will be given control through exception mechanism.

 The OS will find the page in the disk by the page table.

Next, the OS will bring the requested page into main memory. If all the pages in main memory are in use, the OS will use LRU strategy to choose a page to replace




What about writes?


- Because disk accesses are too slow, virtual memory systems can not use write-through strategy.
- Instead, they must use write-back strategy. To do so, the machines need add a dirty bit to the entry of page table.
- The dirty bit is set when a page is first written. If the dirty bit of a page is set, the page must be written back to disk before being replaced.

Making Address Translation Fast----TLB

A cache for address translations: translation lookaside buffer




TLBs and caches



Modern Systems

Very complicated memory systems:

Characteristic	Intel Pentium Pro	PowerPC 604	
Virtual address	32 bits	52 bits	
Physical address	32 bits	32 bits	
Page size	4 KB, 4 MB	4 KB, selectable, and 256 MB	
TLB organization	A TLB for instructions and a TLB for data	A TLB for instructions and a TLB for data	
	Both four-way set associative	Both two-way set associative	
THE RESERVE AND ADDRESS.	Pseudo-LRU replacement	LRU replacement	
State of the state	Instruction TLB: 32 entries	Instruction TLB: 128 entries	
	Data TLB: 64 entries	Data TLB: 128 entries	
	TLB misses handled in hardware	TLB misses handled in hardware	



Characteristic	Intel Pentium Pro	PowerPC 604	
Cache organization	Split instruction and data caches	Split intruction and data caches	
Cache size	8 KB each for instructions/data	16 KB each for instructions/data	
Cache associativity	Four-way set associative	Four-way set associative	
Replacement	Approximated LRU replacement	LRU replacement	
Block size	32 bytes	32 bytes	
Write policy	Write-back	Write-back or write-through	

Some Issues

- Processor speeds continue to increase very fast
 - much faster than either DRAM or disk access times
- Design challenge: dealing with this growing disparity
- Trends:
 - synchronous SRAMs (provide a burst of data)
 - redesign DRAM chips to provide higher bandwidth or processing
 - restructure code to increase locality
 - use prefetching (make cache visible to ISA)

Chapter 8

Storage, Networks and Other Peripherals

Qingsong Shi

Email: zjsqs@zju.edu

Website: http://zjsqs.hzs.cn Zhej i ang Uni versi ty' 2006


Contents of Chapter 8

- * 8.1 Introduction
- * 8.2 Disk Storage and Dependability
- * 8.3 Networks (Skim)
- *8.4 Buses and Other Connections between Processors Memory, and I/O Devices
- *8.5 Interfacing I/O Devices to the Memory, Processor, and Operating System
- * 8.6 I/O Performance Measures: Examples from Disk and File Systems
- 8.7 Designing an I/O system
- 8.8 Real Stuff: A Typical Desktop I/O System

8.1 Introduction

- I/O Designers must consider many factors
 such as expandability and resilience(resume), as well as performance.
- Assessing I/O system performance is very difficult.
- Performance of I/O system depends on:
 - ca connection between devices and the system
 - ca the memory hierarchy
 - the operating system

Typical collection of I/O devices



Three characteristics

∞Behavior

Input (read once), output (write only, cannot read), or storage (can be reread and usually rewritten)

∞Partner

Either a human or a machine is at the other end of the I/O device, either feeding data on input or reading data on output.

The peak rate at which data can be transferred between the I/O device and the main memory or processor.

- I/O performance depends on the application:
 - α throughput:
 - In theses cases,I/O bandwidth will be most important. Even I/O bandwidth can be measured in two different ways according to different situations:
 - 1. How much data can we move through the system in a certain time?
 - For examples, in many supercomputer applications, most I/O requires are for long streams of data, and transfer bandwidth is the important characteristic.

2. How many I/O operations can we do per unit of time?

For example, National Income Tax Service mainly processes large number of small files.

eresponse time (e.g., workstation and PC)

both throughput and response time (e.g., ATM)

The diversity of I/O devices

Device	Behavior	Partner	Data rate (KB/sec)
Keyboard	input	human	0.01
Mouse	input	human	0.02
Voice input	input	human	0.02
Scanner	input	human	400.00
Voice output	output	human	0.60
Line printer	output	human	1.00
Laser printer	output	human	200.00
Graphics display	output	human	60,000.00
Modem	input or output	machine	2.00-8.00
Network/LAN	input or output	machine	500.00-6000.00
Floppy disk	storage	machine	100.00
Optical disk	storage	machine	1000.00
Magnetic tape	storage	machine	2000.00
Magnetic disk	storage	machine	2000.00-10,000.00

Important but neglected

- "The difficulties in assessing and designing I/O systems have often relegated I/O to second class status"
- "courses in every aspect of computing, from programming to computer architecture often ignore I/O or give it scanty coverage"
- "textbooks leave the subject to near the end, making it easier for students and instructors to skip it!"

Amdahl's law remind us that ignoring I/O is dangerous

Assume:


- ❖a bench mark executes in 100 seconds of elapsed time, where 90 seconds is CPU time and the rest is I/O time.
- CPU time improves by 50% per year, but I/O time doesn't improve.
- After five years, the improvement in CPU performance is 7.5 times.
- The elapsed time is reduced to 90/7.5+10=12+10=22 seconds.
- So, the improvement in elapsed time is only 4.5 times.

8.2 Disk Storage and Dependability


- Two major types of magnetic disks
 - ≪ floppy disks
 - nard disks
 - larger
 - higher density
 - higher data rate
 - more than one platter

The organization of hard disk

- of which has two recordable disk surfaces
- tracks: each disk surface is divided into concentric circles
- sectors: each track is in turn divided into sectors, which is the smallest unit that can be read or written



What's Inside A Disk Drive?



- To access data of disk:
 - Seek: position read/write head over the proper track
 - minimum seek time
 - maximum seek time
 - average seek time (3 to 14 ms)
 - Rotational latency: wait for desired sector
 - * average latency is the half-way round the disk.

Average rotational latency =
$$\frac{0.5 \text{ rotation}}{5400 \text{RPM}} = \frac{0.5 \text{ rotation}}{5400 \text{RPM}} / \left(\frac{60 \frac{\text{seconds}}{\text{minute}}}{\frac{\text{minute}}{\text{minute}}}\right)$$
$$= 0.0056 \text{ seconds} = 5.6 \text{ ms}$$

Average rotational latency =
$$\frac{0.5 \text{ rotation}}{15000 \text{RPM}} = \frac{0.5 \text{ rotation}}{15000 \text{RPM}/\left(60 \frac{\text{seconds}}{\text{minute}}\right)}$$
$$= 0.0020 \text{ seconds} = 2.0 \text{ ms}$$

- Transfer: time to transfer a sector (1 KB/sector) function of rotation speed, Transfer rate today's drives 30 to 80 MBytes/second
- Disk controller, which control the transfer between the disk and the memory

Disk Read Time

Access Time = Seek time + Rotational Latency + Transfer time + Controller Time

$$=6ms + \frac{0.5}{10,000PRM} + \frac{0.5KB}{50MB/sec} + 0.2ms$$
$$=6ms + 3.0 + 0.01 + 0.2 = 9.2ms$$

Assuming the measured seek time is 25% of the calculated average

Access Time = $25\% \times 6 \text{ms} + 3.0 \text{ ms} + 0.01 \text{ms} + 0.2 \text{ms} = 4.7 \text{ms}$

Dependability, Reliability, Availability

Service such that reliance can justifiably be placed on this service. The service delivered by a system is its observed actual behavior as perceived by other system (s) interacting with this system's users. Each module also has an ideal specified behavior, where a service specification is an agreed description of the expected behavior. A system failure occurs when the actual behavior deviates from the specified behavior.

Service accomplishment, where the service is delivered as specified **Service interruption**, where the delivered service is different from the specified service

Measure

- MTTF mean tine to failure
- MTTR mean time to repair
- ❖ MTBF = MTTF+ MTTR mean time between failures
- Availability

Three way to improve MTTF

Fault avoidance:

preventing fault occurrence by construction

Fault tolerance:

using redundancy to allow the service to comply with the service specification despite faults occurring, which applies primarily to hardware faults

Fault forecasting:

predicting the presence and creation of faults, which applies to hardware and software faults

RAID:

Redundant Arrays of Inexpensive Disks


A disk arrays replace larger disk

RAID level		Minimum number of Disk faults survived	Example Data disks	Corre- sponding Check disks	Corporations producing RAID products at this level
0	Non-redundant striped	0	8	0	Widely used
1	Mirrored	1	8	8	EMC, Compaq (Tandem), IBM
2	Memory-style ECC	1	8	4	Error Checking and Correcting
3	Bit-interleaved parity	1	8	1	Storage Concepts
4	Block-interleaved parity	1	8	1	Network Appliance
5	Block-interleaved distributed parity	1	8	1	Widely used
6	P+Q redundancy	2	8	2	



Use Arrays of Small Disks?

- Katz and Patterson asked in 1987:
 - •Can smaller disks be used to close gap in performance between disks and CPUs?





Array Reliability

Reliability of N disks = Reliability of 1 Disk ÷ N

 $50,000 \text{ Hours} \div 70 \text{ disks} = 700 \text{ hours}$

Disk system MTTF: Drops from 6 years to 1 month!

Arrays (without redundancy) too unreliable to be useful!

Hot spares support reconstruction in parallel with access: very high media availability can be achieved



Redundant Arrays of (Inexpensive) Disks

- · Files are "striped" across multiple disks
- · Redundancy yields high data availability
 - Availability: service still provided to user, even if some components failed
- · Disks will still fail
- · Contents reconstructed from data redundantly stored in the array
 - ⇒ Capacity penalty to store redundant info
 - ⇒ Bandwidth penalty to update redundant info



RAID 0: No Redundancy

 Data is striped across a disk array but there is no redundancy to tolerate disk failure.
 It also improves performance for large accesses, since many disks can operate at once.

RAID 0 something of a misnomer as there is no Redundancy,




RAID 1: Disk Mirroring/Shadowing



- Each disk is fully duplicated onto its "mirror"
 Very high availability can be achieved
- Bandwidth sacrifice on write:
 Logical write = two physical writes
 - Reads may be optimized
- Most expensive solution: 100% capacity overhead
- (RAID 2 not interesting, so skip)



RAID 3: Bit-Interleaved Parity Disk



RAID 3

- Sum computed across recovery group to protect against hard disk failures, stored in P disk
- Logically, a single high capacity, high transfer rate disk: good for large transfers
- · Wider arrays reduce capacity costs, but decreases availability
- · 33% capacity cost for parity in this configuration




Inspiration for RAID 4

- RAID 3 relies on parity disk to discover errors on Read
- · But every sector has an error detection field
- Rely on error detection field to catch errors on read, not on the parity disk
- · Allows independent reads to different disks simultaneously




RAID 4: High I/O Rate Parity



Inspiration for RAID 5

- · RAID 4 works well for small reads
- · Small writes (write to one disk):
 - Option 1: read other data disks, create new sum and write to Parity Disk
 - Option 2: since P has old sum, compare old data to new data, add the difference to P
- Small writes are limited by Parity Disk: Write to DO,
 D5 both also write to P disk






RAID 5: High I/O Rate Interleaved Parity



Example: write to D0, D5 uses disks 0, 1, 3, 4




Increasing Logical Disk Addresses



Problems of Disk Arrays: Small Writes

RAID-5: Small Write Algorithm

1 Logical Write = 2 Physical Reads + 2 Physical Writes



6.32




RAID 6: P+Q Redundancy

 When a single failure correction is not sufficient, Parity can be generalized to have a second calculation over data and anther check disk of information.



Summary: RAID Techniques: Goal was performance, popularity due to reliability of storage

- Disk Mirroring, Shadowing (RAID 1)
 Each disk is fully duplicated onto its "shadow"
 Logical write = two physical writes
 100% capacity overhead
- Parity Data Bandwidth Array (RAID 3)
 Parity computed horizontally
 Logically a single high data bw disk
- High I/O Rate Parity Array (RAID 5)
 Interleaved parity blocks
 Independent reads and writes
 Logical write = 2 reads + 2 writes



- 8.3 Networks (skim)
 - Key characteristics of typical networks include the following
 - ❖ Distance: 0.01 to 10,000 kilometers
 - Speed: 0.001MB/sec to 100MB/sec
 - Topology: Bus, ring, star, tree
 - Shared lines: None (point-to-point) or shared (multidrop)

- CR Local area network (LAN) e.g., Ethernet
- Packet-switched network ,which are common in long-haul networks

e.g., ARPANET


- TCP/IP is the key to interconnecting different networks
- The bandwidths of networks are probably growing faster than the bandwidth of any other type of device at present.

8.4 Buses and Other Connections between Processors Memory, and I/O Devices

- Shared communication link (one or more wires)
- Difficult design:
 - may be bottleneck
 - ca length of the bus
 - a number of devices
 - ca tradeoffs (fast bus accesses and high bandwidth)
 - support for many different devices
 - ca cost

- A bus contains two types of lines
 - Control lines, which are used to signal requests and acknowledgments, and to indicate what types of information is on the data lines.
 - Data lines, which carry information (e.g., data, addresses, and complex commands) between the source and the destination.
- Bus transaction
 - include two parts: sending the address and receiving or sending the data
 - ca two operations
 - input: inputting data from the device to memory
 - output: outputting data to a device from memory

The steps of an output operation.



The steps of an input operation.




Control lines indicate a write request for memory, while the data lines contain the address




When the memory is ready, it signals the device, which then transfers the data. The memory will store the data as it receives it. The device need not wait for the store to be completed.

Types of buses:

- processor-memory (short high speed, custom design)
- backplane (high speed, often standardized, e.g., PCI)
- (lengthy, different devices, standardized, e.g., SCSI)



Older PCs often use a single bus for processor-to-memory communication, as well as communication between I/O devices and memory.



Synchronous vs. Asynchronous


- Synchronous bus use a clock and a synchronous protocol, fast and small but every device must operate at same rate and clock skew requires the bus to be short
- Asynchronous bus don't use a clock and instead use handshaking

Handshaking protocol

- Our example, which illustrates how asynchronous buses use handshaking, assumes there are three control lines.
 - * ReadReq: Used to indicate a read request for memory. The address is put on the data lines at the same time.
 - DataRdy: Used to indicate that data word is now ready on the data lines.
 - * Ack: Used to acknowledge the ReadReq or the DataRdy signal of the other party.

43


Example: The asynchronous handshaking consists of seven steps to read a word from memory and receive it in an I/O device.



- 1. When memory sees the ReadReq line, it reads the address from the data bus, begin the memory read operation, then raises Ack to tell the device that the ReadReq signal has been seen.
- 2. I/O device sees the Ack line high and releases the ReadReq data lines.
- 3. Memory sees that ReadReq is low and drops the Ack line.


ReadReq

* Example: The asynchronous handshaking consists of seven steps to read a word from memory and receive it in an I/O device.




- 4. When the memory has the data ready, it places the data on the data lines and raises DataRdy.
- 5. The I/O device sees DataRdy, reads the data from the bus, and signals that it has the data by raising ACK.
- 6. The memory sees Ack signals, drops DataRdy, and releases the data lines.
- 7. Finally, the I/O device peing Phandx go low, drops the ACK line, which indicates that the transmission is completed.

These finite state machines implement the control for handshaking protocol illustrated in former example.



Obtaining Access to the Bus

- "Without any control, multiple device desiring to communicate could each try to assert the control and data lines for different transfers!"
- So,a bus master is needed. Bus masters initiate and control all bus requests.
 - e.g., processor is always a bus master.
- Example: the initial steps in a bus transaction with a single master (the processor).



First, the device generates a bus request to indicate to the processor that it wants to use



The processor responds and generates appropriate bus control signals. For example, if the devices wants to perform output from memory, the processor asserts the read request lines to memory.



The processor also notifies the device that its bus request is being processed; as a result, the device knows it can use the bus and places the address for the request on the bus.


Bus Arbitration

- Deciding which bus master gets to use the bus next
- In a bus arbitration scheme, a device wanting to use the bus signals a bus request and is later granted the bus.
- ca four bus arbitration schemes:
 - daisy chain arbitration (not very fair)(p670)
 - * centralized, parallel arbitration (requires an arbiter), e.g., PCI
 - * self selection, e.g., NuBus used in Macintosh
 - * collision detection, e.g., Ethernet
- Two factors in choosing which device to grant the bus:

bus priority fairness

- Bus Standards
 - SCSI (small computer system interface)
 - Reconstruction (PCI (peripheral component interconnect)
 - (intelligent peripheral interface)
 - **IBMPC-AT IBMPC-XT**
 - CISA EISA

The Buses and Networks of Pentium



8.5 Interfacing I/O Devices to the Memory, Processor, and Operating System

- Three characteristics of I/O systems
 - Real shared by multiple programs using the processor.

 - The low-level control of an I/O devices is complex

Three types of communication are required:

- The OS must be able to give commands to the I/O devices.
- The device must be able to notify the OS, when I/O device completed an operation or has encountered an error.

Giving Commands to I/O Devices

Two methods used to address the device

portions of the memory address space are assigned to I/O devices, and Iw and sw instructions can be used to access the I/O port.

special I/O instructions

◆exp: in al,port out port,al

cacommand port, data port

- The Status register (a done bit,an error bit.....)
- The Data register, The command register

Communication with the Processor I/O SYTEM DATA TRANSFER CONTROL MODE


- Polling: The processor periodically checks status bit to see if it is time for the next I/O operation.
- Interrupt: When an I/O device wants to notify processor that it has completed some operation or needs attentions, it causes processor to be interrupted.
- controller transfer data directly to or from memory without involving processor.

Compare polling, interrupts, DMA


- The disadvantage of polling is that it wastes a lot of processor time. When the CPU polls the I/O devices periodically, the I/O devices maybe have no request or have not get ready.
- If the I/O operations is interrupt driven, the OS can work on other tasks while data is being read from or written to the device.
- Because DMA doesn't need the control of processor, it will not consume much of processor time.

Interrupt-Driven I/O mode

Advantage: concurrent operation



DMA transfer mode



* A DMA transfer need three steps:

- The processor sets up the DMA by supplying some information, including the *identity of the device*, *the operation*, *the memory address that is the source or destination of the data to be transferred*, and *the number of bytes to transfer*.
- The DMA starts the operation on the device and arbitrates for the bus. If the request requires more than one transfer on the bus, the DMA unit generates the next memory address and initiates the next transfer.
- Once the DMA transfer is complete, the controller interrupts the processor, which then examines whether errors occur.

8.6 I/O Performance Measures: Examples from Disk and File Systems

- Supercomputer I/O Benchmarks
- Transaction Processing I/O Benchmarks
 - I/O rate: the number of disk access per second, as opposed to data rate.
- File System I/O Benchmarks
 - MakeDir, Copy, ScanDir, ReadAll, Make

Performance analysis of Synchronous versus Asynchronous buses

Assume: The synchronous bus has a clock cycle time of 50 ns, and each bus transmission takes 1 clock cycle.

The asynchronous bus requires 40 ns per handshake.

The data portion of both buses is 32 bits wide.

Question: Find the bandwidth for each bus when reading one word from a 200-ns memory.

the bus cycles is 50 ns. The steps and times required for the synchronous bus are follows:

- 1. Send the address to memory: 50ns
- 2. Read the memory: 200ns
- 3. Send the data to the device: 50ns

Thus, the total time is 300 ns. So,

the bandwidth = 4bytes/300ns = 4MB/0.3seconds = 13.3MB/second

asynchronous bus:

If we look carefully at Figure 8.10 in the text, we realize that several of the steps can be overlapped with the memory access time.

In particular, the memory receives the address at the end of step 1 and does not need to put the data on the bus until the beginning of step 5; steps 2, 3, and 4 can overlap with the memory access time.

This leads to the following timing:

```
step1: 40ns
```

 $step2,3,4: maximum(2 \times 40ns+40ns,200ns)=200ns$

step5,6,7: 3 × 40ns=120ns

Thus, the total time is 360ns, so

the maximum bandwidth = 4bytes/360ns = 4MB/0.36seconds =11.1MB/second

Accordingly, the synchronous bus is only about 20% faster. (Why?)

Increasing the Bus Bandwidth

- Increasing data bus width
- Use separate address and data lines
- ca transfer multiple words

Performance Analysis of Two Synchronous Bus Schemes.

Suppose we have a system with the following characteristic:

- 1. A memory and bus system supporting block access of 4 to 16 32-bit words
- 2. A 64-bit synchronous bus clocked at 200 MHz, with each 64-bit transfer taking 1 clock cycle, and 1 clock cycle required to send an address to memory.
 - 3. Two clock cycles needed between each bus operation.
- 4. A memory access time for the first four words of 200ns; each additional set of four words can be read in 20 ns. Assume that a bus transfer of the most recently read data and a read of the next four words can be overlapped.

62

Find the sustained bandwidth and the latency for a read of 256 words for transfers that use 4-word blocks and for transfers that use 16-word blocks. Also compute effective number of bus transactions per second for each case.

Answer:

ca the 4-word block transfers:

each block takes

- 1. 1 clock cycle to send the address to memory
- 2. 200ns/(5ns/cycle) = 40 clock cycles to read memory
- 3. 2 clock cycles to send the data from the memory
- 4. Two clock cycles needed between each bus operation.

This is a total of 45cycles.

There are 256/4 = 64 blocks.

So the transfer of 256 words takes

45×64=2880 clock cycles

The latency for the transfer of 256 words is: $2880 \text{ cycles} \times 5 \text{ns/cycle} = 14,400 \text{ns}.$

so the number of bus transactions per second is:

The bus bandwidth is:

$$(256 \times 4) bytes \times \frac{1 \text{second}}{14,400 \text{ ns}} = 71.11 \text{ MB/sec}$$

ca the 16-word block transfers:

the first block requires

- 1. 1 clock cycle to send an address to memory
- 2. 200ns or 40 cycles to read the first four words in memory.
- 3. 2 cycles to transfer the data of the set, during which time the read of the next 4-word set is started.
- 4. It only takes 20ns or 4 cycles to read the next set. After the read is completed, the set will be transferred. Each of the three remaining sets requires repeating only the last two steps.
- 5. Two clock cycles needed between each bus operation.

Thus, the total number of cycles for each 16- word block is:

 $1+40+4\times3+2+2=57$ cycles.

There are 256/16=16 blocks.

so the transfer of 256 words takes $57 \times 16 = 912$ cycles.

Thus the latency is:

912cycles \times 5ns/cycles = 4560ns.

The number of bus transactions per second with 16-word blocks is:

The bus bandwidth with 16-word blocks is:

(256
$$\times$$
 4)bytes \times $\frac{1\text{second}}{4560 \text{ ns}} = 224.56 \text{ MB/sec}$

Now, let's put two bus bandwidth together:

4-word blocks: 71.11 MB/sec

16-word blocks:224.56 MB/sec

The bandwidth for the 16-word blocks is 3.16 times higher than for the 4-word blocks.



Overhead of Polling in an I/O System

Assume: that the number of clock cycles for a polling operation is 400 and that processor executes with a 500-Mhz clock.

Determine the fraction of CPU time consumed for the mouse, floppy disk, and hard disk.

We assuming that you poll often enough so that no data is ever lost and that those devices are potentially always busy.

We assume again that:

- 1. The mouse must be polled 30 times per second to ensure that we do not miss any movement made by the user.
- 2. The floppy disk transfers data to the processor in 16-bit units and has a data rate of 50 KB/sec. No data transfer can be missed.
- 3. The hard disk transfers data in four-word chunks and can transfer at 4 MB/sec. Again, no transfer can be missed.

Answer:

« the mouse:

clock cycles per second for polling : $30 \times 400 = 12,000$ cycles

Fraction of the processor clock cycles consumed is

a the floppy disk:

the number of polling access per second:

$$50KB/2B = 25K$$

clock cycles per second for polling: 25K×400cycles

Fraction of the processor clock cycles consumed:

α the hard disk:

The number of polling access per second :

$$4MB/16B = 250K$$

Clock cycles per second for polling = $250K \times 400$

Fraction of the processor clock cycles consumed:

Now, let's put three fractions together:

Mouse: 0.002%

Floppy disk: 2%

Hard disk: 20%

Clearly, polling can be used for the mouse without much performance impact on the processor, but it is unacceptable for a hard disk on this machine.

Overhead of Interrupt-Driven I/O

Suppose we have the same hard disk and processor we used in the former example, but we used interrupt-driven I/O. The overhead for each transfer, including the interrupt, is 500 clock cycles. Find the fraction of the processor consumed if the hard disk is only transferring data 5% of the time.

Answer: First, we assume the disk is transferring data 100% of the time. So, the interrupt rate is the same as the polling rate.

Cycles per second for disk is:

 $250K \times 500=125 \times 10^6$ cycles per second Fraction of the processor consumed during a transfer is:

Now,we assume that the disk is only transferring data 5% of the time. The fraction of the processor time consumed on average is:

As we can see, no CPU time is needed when an interrupt-driven I/O device is not actually transferring. This is the major advantage of an interrupt-driven interface versus polling.

Overhead of I/O Using DMA

Suppose we have the same hard disk and processor we used in the former example.

Assume that the initial setup of a DMA transfer takes 1000 clock cycles for the processor, and assume the handling of the interrupt at DMA completion requires 500 clock cycles for the processor.

The hard disk has a transfer rate of 4MB/sec and uses DMA. The average transfer from disk is 8 KB. Assume the disk is actively transferring 100% of the time.

Please find what fraction of the processor time is consumed.

Answer:

Time for each 8KB transfer is: 8KB/(4MB/second)=2×10⁻³seconds.

It requires the following cycles per second:

Fraction of processor time: $\frac{750 \quad 10}{500 \quad 10}$ 0.2% Unlike either polling or interrupt-driven I/O, DMA can be used to interface a hard disk without consuming all the processor cycles for a single I/O.

8.7 Designing an I/O system

The general approaches to designing I/O system

- Find the weakest link in the I/O system, which is the component in the I/O path that will constrain the design. Both the workload and configuration limits may dictate where the weakest link is located.
- Configure this component to sustain the required bandwidth.
- □ Determine the requirements for the rest of the system and configure them to support this bandwidth.

I/O System Design

Examples:

Consider the following computer system:

- 1. A CPU sustains 3 billion instructions per second and it takes average 100,000 instructions in the operating system per I/O operation.
- 2. A memory backplane bus is capable of sustaining a transfer rate of 1000 MB/sec.
- 3. SCSI-Ultra320 controllers with a transfer rate of 320 MB/sec and accommodating up to 7 disks.
- 4. Disk drives with a read/write bandwidth of 75 MB/sec and an average seek plus rotational latency of 6 ms.

If the workload consists of 64-KB reads (assuming the the data block is sequential on a track), and the user program need 200,000 instructions per I/O operation, please find the maximum sustainable I/O rate and the number of disks and SCSI controllers required.

Answer:

The two fixed component of the system are the memory bus and the CPU. Let's first find the I/O rate that these two components can sustain and determine which of these is the bottleneck.

The bus is the bottleneck, so we can now configure the rest of the system to perform at the level dictated by the bus, 15625 I/Os per second.

Now, let's determine how many disks we need to be able to Accommodate 15625 I/Os per second. To find the number of disks, we first find the time per I/O operation at the disk:

Time per I/O at disk = Seek/rotational time + Transfer time $= 6 ms + \frac{64KB}{75MB/sec} = 6.9 ms$

This means each disk can complete 1000ms/6.9ms, or 146 I/Os per second. To saturate the bus, the system need $10000/146\approx69$ disks.

To compute the number of SCSI buses, we need to know the average transfer rate per disk, which is given by:

Transfer size
$$64KB$$

Transfer rate = $\frac{64KB}{1} \approx 9.56MB/sec$

Transfer time $\frac{64KB}{1} \approx 9.56MB/sec$

Assuming the disk accesses are not clustered so that we can use all the bus bandwidth, we can place 7 disks per bus and controller. This means we will need 69/7, or 10 SCSI buses and controllers.